Alternatives and similar repositories for gds2vec:

Users that are interested in gds2vec are comparing it to the libraries listed below

• maltevesper / JetStream-driver
  ☆14Updated 8 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆54Updated this week
• mattvenn / logo-to-gds2
  ☆18Updated 2 years ago
• lromor / fpga-assembler
  Generate bitstream from FPGA assembly.
  ☆17Updated 3 weeks ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆64Updated 4 months ago
• pieter3d / simview
  ☆77Updated last year
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆32Updated 2 weeks ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆57Updated this week
• siliconcompiler / logiklib
  Library of FPGA architectures
  ☆18Updated 3 weeks ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆42Updated 2 months ago
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆32Updated 3 weeks ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• controlpaths / filterbuilder
  Filter builder tool
  ☆17Updated 3 years ago
• Devipriya1921 / vsdserializer_v1
  ☆14Updated 11 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last week
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆25Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆54Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 3 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆96Updated last month
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago