Alternatives and similar repositories for gds2vec

Users that are interested in gds2vec are comparing it to the libraries listed below

• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆74Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated 3 weeks ago
• Devipriya1921 / vsdserializer_v1
  ☆15Updated last year
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆108Updated 4 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆81Updated 3 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated 2 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆29Updated 3 years ago
• siliconcompiler / logiklib
  Library of FPGA architectures
  ☆29Updated last week
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆63Updated 5 years ago
• maltevesper / JetStream-hardware
  ☆21Updated 9 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• tomtor / HDL-deflate
  FPGA implementation of deflate (de)compress RFC 1950/1951
  ☆63Updated 6 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated last month
• mattvenn / logo-to-gds2
  ☆18Updated 3 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆100Updated last week
• janweinstock / or1kmvp
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆15Updated 9 months ago
• pieter3d / simview
  ☆88Updated 2 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago
• xyzxinyizhang / FPGA-SFP-communication-with-Aurora
  ☆20Updated 7 years ago
• makestuff / altera-pcie
  Simple framework for building PCIe-based solutions for Altera FPGAs
  ☆52Updated 5 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 2 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated this week
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆62Updated 4 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆54Updated 7 years ago