hzeller / gds2vec

Related projects ⓘ

Alternatives and complementary repositories for gds2vec

• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆45Updated this week
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• maltevesper / JetStream-driver
  ☆15Updated 8 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆46Updated 8 months ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆28Updated last year
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆21Updated 2 months ago
• britovski / adder
  Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…
  ☆10Updated 3 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆34Updated 7 months ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated last year
• controlpaths / filterbuilder
  Filter builder tool
  ☆17Updated 2 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆54Updated this week
• b224hisl / rioschip
  ☆32Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆34Updated last week
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• russdill / darter
  SPICE based IBIS simulation
  ☆14Updated 2 years ago
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆25Updated last year
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆35Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆16Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆60Updated this week
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• tongchen126 / fpga_pcie_ethernet
  ☆14Updated 2 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 weeks ago