Open SoC Debug Hardware Reference Implementation
☆16Jul 15, 2019Updated 7 years ago
Alternatives and similar repositories for osd-hw
Users that are interested in osd-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jun 30, 2021Updated 5 years ago
- ☆17Jun 24, 2021Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Android AOA2.0(ADK2) for Arduino☆13Sep 12, 2012Updated 14 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- DEPRECATED: Use ghc-heap, ghc-heap-view in GHC 8.x instead.☆18Sep 17, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- A nix expression to create a netboot k8s cluster of qemu instances.☆16May 21, 2018Updated 8 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- I ❤︎ FEM: A finite element method demo in Umka and tophat☆20Jul 12, 2025Updated last year
- Description of a RISC-V architecture based on MIPS 3000☆15Apr 24, 2023Updated 3 years ago
- ☆92Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilator open-source SystemVerilog simulator and lint system☆45Sep 29, 2026Updated last week
- coursera code☆13Jun 27, 2013Updated 13 years ago
- Linux Kernel☆14Oct 27, 2017Updated 8 years ago
- ☆12Jul 17, 2020Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 7 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Cryptol major mode for Emacs.☆14May 31, 2019Updated 7 years ago
- ☆12Apr 8, 2021Updated 5 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- An example Scala 3 web application☆13Jul 1, 2021Updated 5 years ago
- A comprehensive and intelligent clinical phasing tool☆15Dec 3, 2022Updated 3 years ago