opensocdebug/osd-hw external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

opensocdebug/osd-hw

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/opensocdebug/osd-hw)

Close

opensocdebug / osd-hwView on GitHubMore

• External links
• Readme badge

Open SoC Debug Hardware Reference Implementation

☆16Jul 15, 2019Updated 6 years ago

Alternatives and similar repositories for osd-hw

Users that are interested in osd-hw are comparing it to the libraries listed below

• JoseIuri / UVM_Python

  View on GitHub
  This repository contains an example of the connection between an UVM Testbench and a Python reference model.
  ☆12Nov 6, 2019Updated 6 years ago
• DieracDelta / NixKernelTutorial

  View on GitHub
  ☆10Jun 30, 2021Updated 4 years ago
• sangwoojun / bluelib

  View on GitHub
  Miscellaneous components for bluespec
  ☆11Nov 18, 2024Updated last year
• lessrest / nixos-firecracker

  View on GitHub
  ☆17Jun 24, 2021Updated 4 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• kunalg123 / flipflop_design

  View on GitHub
  This project has files needed to design and characterise flipflop
  ☆21Jun 3, 2019Updated 6 years ago
• kazkojima / pcm2pdm-example

  View on GitHub
  A tiny example of PCM to PDM pipeline on FPGA
  ☆22Feb 16, 2022Updated 4 years ago
• zhaishaomin / ring_network-based-multicore-

  View on GitHub
  多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency
  ☆26Aug 28, 2016Updated 9 years ago
• hardaker / aranet4-graph

  View on GitHub
  ☆11Dec 11, 2022Updated 3 years ago
• xinmeng / metahdl

  View on GitHub
  Language for simplifying parameterized RTL design
  ☆12Nov 6, 2024Updated last year
• chipsalliance / verilator

  View on GitHub
  Verilator open-source SystemVerilog simulator and lint system
  ☆41Updated this week
• ucb-bar / testchipip

  View on GitHub
  ☆87Jan 30, 2026Updated last month
• OutliersCollective / Oculus_SNA

  View on GitHub
  ☆14Oct 27, 2014Updated 11 years ago
• joelmoxley / founder-playbook

  View on GitHub
  ☆11Jul 21, 2021Updated 4 years ago
• mongrelgem / UART-RTL-Physical-Design

  View on GitHub
  Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
  ☆12Sep 3, 2019Updated 6 years ago
• nickdavidhaynes / FT232H_communication

  View on GitHub
  ☆11Jul 4, 2016Updated 9 years ago
• theleadingzero / embelashed

  View on GitHub
  Embodied audio with Bela.
  ☆11Jul 22, 2020Updated 5 years ago
• real-xinu / xinu-bbb

  View on GitHub
  ☆17Dec 14, 2025Updated 2 months ago
• scazan / blocksosc

  View on GitHub
  A program to transmit OSC data directly from the ROLI Lightpad Block
  ☆11Jan 3, 2017Updated 9 years ago
• rockytriton / nodejs_demo

  View on GitHub
  ☆14Sep 25, 2013Updated 12 years ago
• HackerFoo / nitefury-popr

  View on GitHub
  ☆10Mar 18, 2020Updated 5 years ago
• Web-Multi-Media / multi-web-audio-sequencer

  View on GitHub
  Web collaborative step sequencer
  ☆12Oct 16, 2018Updated 7 years ago
• messerliang / cordic

  View on GitHub
  A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…
  ☆11Aug 19, 2023Updated 2 years ago
• demichie / MrLavaLoba

  View on GitHub
  Stochastic model for lava flows
  ☆13Apr 15, 2024Updated last year
• trentmc / mojito

  View on GitHub
  mojito
  ☆12May 1, 2018Updated 7 years ago
• systemc / uvmc

  View on GitHub
  Connecting SystemC with SystemVerilog
  ☆42Mar 25, 2012Updated 13 years ago
• brunomolteni / chord-up

  View on GitHub
  Desktop App made with Electron and React to serve as a companion to Bitwig Studio.
  ☆11Sep 2, 2020Updated 5 years ago
• ghalestrilo / libtidal

  View on GitHub
  My boot.tidal files
  ☆10May 18, 2023Updated 2 years ago
• wesen / nmedit

  View on GitHub
  Opensource Nord Modular Editor
  ☆15Nov 23, 2019Updated 6 years ago
• asinghani / pifive-cpu

  View on GitHub
  RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
  ☆10Dec 29, 2021Updated 4 years ago
• efabless / ravenna

  View on GitHub
  32-bit RISC-V microcontroller
  ☆12Sep 11, 2021Updated 4 years ago
• kindohm / tidal-guide

  View on GitHub
  ☆10Feb 22, 2016Updated 10 years ago
• ashwith / ngspicepy

  View on GitHub
  A python library for ngspice
  ☆14Jun 21, 2022Updated 3 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• DKarandikar / Flocking

  View on GitHub
  Python implementation of Boids logic
  ☆12Oct 11, 2017Updated 8 years ago
• emacsattic / readability

  View on GitHub
  Readability for Emacs
  ☆39Jun 28, 2020Updated 5 years ago
• ebai101 / xc-bela-container

  View on GitHub
  Dockerized cross-compilation for the Bela platform
  ☆14May 24, 2020Updated 5 years ago
• bltzr / ofxOscQuery

  View on GitHub
  ofx Addon for OSCQuery support
  ☆14Jan 20, 2020Updated 6 years ago
• klayoutmatthias / calibre2klayout

  View on GitHub
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Sep 3, 2018Updated 7 years ago