opensocdebug / osd-hwLinks
Open SoC Debug Hardware Reference Implementation
☆16Updated 6 years ago
Alternatives and similar repositories for osd-hw
Users that are interested in osd-hw are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆56Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- Mutation Cover with Yosys (MCY)☆90Updated 3 weeks ago
- ☆58Updated 10 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆33Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆49Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Mathematical Functions in Verilog☆96Updated 4 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 11 months ago
- Yet Another RISC-V Implementation☆99Updated last year
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆38Updated 3 years ago
- Main page☆129Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- BSC Development Workstation (BDW)☆32Updated 2 months ago