Open SoC Debug Hardware Reference Implementation
☆16Jul 15, 2019Updated 6 years ago
Alternatives and similar repositories for osd-hw
Users that are interested in osd-hw are comparing it to the libraries listed below
Sorting:
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆10Jun 30, 2021Updated 4 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ☆17Jun 24, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- ☆11Dec 11, 2022Updated 3 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- ☆87Jan 30, 2026Updated last month
- ☆14Oct 27, 2014Updated 11 years ago
- ☆11Jul 21, 2021Updated 4 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- Embodied audio with Bela.☆11Jul 22, 2020Updated 5 years ago
- ☆17Dec 14, 2025Updated 2 months ago
- A program to transmit OSC data directly from the ROLI Lightpad Block☆11Jan 3, 2017Updated 9 years ago
- ☆14Sep 25, 2013Updated 12 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- Web collaborative step sequencer☆12Oct 16, 2018Updated 7 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code(使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- Stochastic model for lava flows☆13Apr 15, 2024Updated last year
- mojito☆12May 1, 2018Updated 7 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- Desktop App made with Electron and React to serve as a companion to Bitwig Studio.☆11Sep 2, 2020Updated 5 years ago
- My boot.tidal files☆10May 18, 2023Updated 2 years ago
- Opensource Nord Modular Editor☆15Nov 23, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆10Feb 22, 2016Updated 10 years ago
- A python library for ngspice☆14Jun 21, 2022Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Python implementation of Boids logic☆12Oct 11, 2017Updated 8 years ago
- Readability for Emacs☆39Jun 28, 2020Updated 5 years ago
- Dockerized cross-compilation for the Bela platform☆14May 24, 2020Updated 5 years ago
- ofx Addon for OSCQuery support☆14Jan 20, 2020Updated 6 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago