Alternatives and similar repositories for esesc:

Users that are interested in esesc are comparing it to the libraries listed below

• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆48Updated 4 years ago
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆76Updated 11 months ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆40Updated last year
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆32Updated 5 years ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆79Updated 4 months ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 3 years ago
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆182Updated 4 years ago
• bamos / parsec-benchmark
  An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.
  ☆105Updated 2 years ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆47Updated 3 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 6 years ago
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated last year
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆269Updated 4 years ago
• darchr / gem5
  Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/
  ☆22Updated this week
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆95Updated last week
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• Errare-humanum-est / ProtoGen
  Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…
  ☆16Updated 3 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆151Updated 2 years ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆68Updated 5 years ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 6 years ago
• s5z / zsim
  A fast and scalable x86-64 multicore simulator
  ☆353Updated last year
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆100Updated 5 years ago
• CMU-SAFARI / SoftMC
  SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…
  ☆130Updated last year
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆66Updated 2 weeks ago
• tukl-msd / DRAMPower
  Fast and accurate DRAM power and energy estimation tool
  ☆155Updated this week
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆155Updated 4 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆151Updated 4 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆51Updated 5 years ago
• powerjg / learning_gem5
  Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.
  ☆181Updated 2 years ago