Alternatives and similar repositories for esesc:

Users that are interested in esesc are comparing it to the libraries listed below

• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆86Updated 3 years ago
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆72Updated 8 months ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆260Updated 4 years ago
• CMU-SAFARI / SoftMC
  SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…
  ☆130Updated last year
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆30Updated 4 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆113Updated last year
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆176Updated 4 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆175Updated 6 months ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆153Updated 4 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆47Updated 3 years ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆42Updated last year
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆78Updated last month
• s5z / zsim
  A fast and scalable x86-64 multicore simulator
  ☆342Updated last year
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆65Updated 4 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆88Updated 11 months ago
• powerjg / learning_gem5
  Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.
  ☆178Updated 2 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆30Updated 6 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆163Updated 5 months ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆144Updated last month
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆163Updated last year
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆169Updated 6 years ago
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆108Updated 2 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last month
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated last year
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated last year
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆61Updated 6 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆108Updated last month