A Vivado HLS Command Line Helper Tool
☆36Oct 6, 2021Updated 4 years ago
Alternatives and similar repositories for hlsclt
Users that are interested in hlsclt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- A Xilinx IP Core and App for line scanner image capture and store☆11Sep 5, 2017Updated 8 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆45Aug 24, 2026Updated last week
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- ☆17Aug 18, 2020Updated 6 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated 3 weeks ago
- ☆19Sep 14, 2025Updated 11 months ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated 7 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- A heuristic procedure for proving inequalities☆36Sep 4, 2018Updated 8 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- datasheet generator☆31Updated this week