djg / verilated-rs

Related projects: ⓘ

• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆36Updated 4 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆39Updated 3 weeks ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆40Updated 6 months ago
• ekiwi / fst-native
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated 4 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 9 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆41Updated 6 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆27Updated last month
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆21Updated last year
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆62Updated this week
• Kuree / kratos
  Debuggable hardware generator
  ☆66Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆26Updated 2 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆27Updated last week
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆31Updated this week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆130Updated last year
• chipsalliance / espresso
  ☆34Updated 7 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• abs-tudelft / Tydi-Chisel
  ☆12Updated last week
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆69Updated last year
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆75Updated 2 weeks ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆56Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆246Updated 11 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆39Updated this week