Alternatives and similar repositories for verilated-rs:

Users that are interested in verilated-rs are comparing it to the libraries listed below

• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated 11 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆44Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated last month
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 3 weeks ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆31Updated 3 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated last month
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆255Updated last year
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆137Updated last year
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆30Updated this week
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆73Updated this week
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year