Verilator Porcelain
β49Nov 7, 2023Updated 2 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- π¦ No-nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ106May 3, 2026Updated 3 weeks ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.β13Jun 14, 2020Updated 5 years ago
- egraph on top of sqliteβ13Mar 8, 2022Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocolsβ14May 7, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chiselβ75Nov 15, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.β19Jul 7, 2022Updated 3 years ago
- CPUζζ·εΌεζ‘ζΆοΌιΎθ―ζ―2024οΌβ28Sep 6, 2024Updated last year
- Verilog ASTβ21Dec 2, 2023Updated 2 years ago
- β44Dec 5, 2025Updated 5 months ago
- β12May 20, 2021Updated 5 years ago
- IA-64 emulatorβ15Aug 13, 2021Updated 4 years ago
- β11Dec 18, 2017Updated 8 years ago
- LLVM JIT Cycle Accurate Simulator for HardCamlβ13May 21, 2017Updated 9 years ago
- Easy SMT solver interactionβ34Feb 3, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V 64 CPUβ10Oct 4, 2025Updated 7 months ago
- A 6800 CPU written in nMigenβ49Jun 16, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017β472Mar 30, 2026Updated last month
- Chisel Fixed-Point Arithmetic Libraryβ18Dec 15, 2025Updated 5 months ago
- I want to learn [n]Migen.β44Jan 26, 2020Updated 6 years ago
- β15Jan 25, 2026Updated 4 months ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripheralsβ16Jan 11, 2020Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specsβ76Jun 18, 2020Updated 5 years ago
- A language for symbolic transitions system, inspired by Ivy.β75Mar 19, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple digital waveform viewer with vi-like key bindings.β145Mar 7, 2025Updated last year
- Whisk: 16-bit serial processor for TT02β13Sep 30, 2024Updated last year
- Experiments with Yosys cxxrtl backendβ50Jan 16, 2025Updated last year
- This is an IDE for YSYX_NPC debugingβ12Dec 10, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQβ34Sep 19, 2018Updated 7 years ago
- 21st century electronic design automation tools, written in Rust.β37May 7, 2026Updated 3 weeks ago
- ice40 UltraPlus demosβ16Oct 4, 2019Updated 6 years ago
- Chisel/Firrtl execution engineβ157Aug 21, 2024Updated last year
- HardCaml example designsβ18Jun 13, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available β’ AdRun AI, ML, and HPC workloads on powerful cloud GPUsβwithout limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboardβ11Apr 30, 2023Updated 3 years ago
- Projects to get started with Clashβ33May 13, 2026Updated 2 weeks ago
- Unix Domain Sockets for mioβ29May 1, 2020Updated 6 years ago
- Implementation of several grid routers in Rustβ13Apr 7, 2026Updated last month
- A copy of the latest version of MVSISβ13Apr 18, 2021Updated 5 years ago
- FPGA synthesis tool powered by program synthesisβ56Dec 15, 2025Updated 5 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)β39Mar 30, 2021Updated 5 years ago