Verilator Porcelain
☆50Nov 7, 2023Updated 2 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆109May 3, 2026Updated 2 months ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆95Aug 10, 2018Updated 7 years ago
- ☆12May 20, 2021Updated 5 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Easy SMT solver interaction☆36Feb 3, 2026Updated 5 months ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆16Jan 25, 2026Updated 5 months ago
- a toolset for autogenerating rust APIs and translating structs☆25May 30, 2018Updated 8 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- A language for symbolic transitions system, inspired by Ivy.☆76Mar 19, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- HardCaml example designs☆18Jun 13, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated 3 weeks ago
- Projects to get started with Clash☆33May 13, 2026Updated last month
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆39Mar 30, 2021Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago