Verilator Porcelain
☆48Nov 7, 2023Updated 3 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆131Oct 3, 2026Updated last month
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Easy SMT solver interaction☆37Feb 3, 2026Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- ☆14May 7, 2026Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆16May 7, 2022Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Rust interface for cvc5☆17Oct 13, 2026Updated 3 weeks ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆110Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Compare HDLs☆12Feb 9, 2015Updated 11 years ago
- ☆45Sep 1, 2026Updated 2 months ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- ☆17Jul 6, 2026Updated 4 months ago
- Fluid dynamics for Lovebyte 2022 in 512 bytes☆10Feb 12, 2022Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python wrapper for verilator model☆96Feb 10, 2024Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated last year
- ☆28Dec 4, 2025Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- ☆12May 20, 2021Updated 5 years ago
- ☆10Dec 28, 2020Updated 5 years ago