djg / verilated-rsView external linksLinks
Verilator Porcelain
☆49Nov 7, 2023Updated 2 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below
Sorting:
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆86Feb 5, 2026Updated last week
- egraph on top of sqlite☆13Mar 8, 2022Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A language for symbolic transitions system, inspired by Ivy.☆71Sep 5, 2025Updated 5 months ago
- 21st century electronic design automation tools, written in Rust.☆35Feb 8, 2026Updated last week
- Easy SMT solver interaction☆34Feb 3, 2026Updated last week
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- FPGA synthesis tool powered by program synthesis☆54Dec 15, 2025Updated 2 months ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 3 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Unified Maude model-checking tool☆13Feb 4, 2026Updated last week
- ☆12May 20, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆32Sep 29, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year