Alternatives and similar repositories for verilated-rs

Users that are interested in verilated-rs are comparing it to the libraries listed below

• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated 3 weeks ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆39Updated 7 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 2 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆80Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 2 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆90Updated 7 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆84Updated this week
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 6 months ago
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆42Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• rdaly525 / coreir
  ☆103Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆83Updated 7 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆56Updated this week
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago