djg / verilated-rsLinks
Verilator Porcelain
☆49Updated last year
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆69Updated last week
- Logic circuit analysis and optimization☆42Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The LLHD reference simulator.☆39Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- An HDL embedded in Rust.☆200Updated last year
- Verilog AST☆21Updated last year
- End-to-end synthesis and P&R toolchain☆89Updated last month
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- RISCV Core written in Calyx☆17Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last month
- Main page☆128Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Hardware generator debugger☆76Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Naive Educational RISC V processor☆89Updated last week
- ☆56Updated 3 years ago
- ☆104Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Fearless hardware design☆183Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week