djg / verilated-rsLinks
Verilator Porcelain
☆49Updated last year
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆89Updated last month
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆65Updated last month
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A hardware compiler based on LLHD and CIRCT☆262Updated 3 months ago
- Logic circuit analysis and optimization☆42Updated last month
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- The LLHD reference simulator.☆39Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- An HDL embedded in Rust.☆200Updated last year
- Verilog AST☆21Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- A simple digital waveform viewer with vi-like key bindings.☆141Updated 6 months ago
- End-to-end synthesis and P&R toolchain☆89Updated 2 weeks ago
- A SystemVerilog language server based on the Slang parser and library.☆36Updated last week
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆63Updated last week
- PicoRV☆44Updated 5 years ago
- ☆56Updated 3 years ago
- Fearless hardware design☆181Updated last month
- Naive Educational RISC V processor☆88Updated 2 months ago
- mantle library☆44Updated 2 years ago
- The specification for the FIRRTL language☆63Updated last week
- Hardware generator debugger☆76Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- RISCV Core written in Calyx☆17Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Verilog parsing and generator crate.☆21Updated 5 years ago