Verilator Porcelain
☆49Nov 7, 2023Updated 2 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆108May 3, 2026Updated last month
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆27Sep 6, 2024Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆45Dec 5, 2025Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Aug 10, 2018Updated 7 years ago
- ☆12May 20, 2021Updated 5 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 4 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated last week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- ☆16Jan 25, 2026Updated 4 months ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- 21st century electronic design automation tools, written in Rust.☆37Jun 7, 2026Updated last week
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- HardCaml example designs☆18Jun 13, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated 2 months ago
- Projects to get started with Clash☆33May 13, 2026Updated last month
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆39Mar 30, 2021Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago