djg / verilated-rsLinks
Verilator Porcelain
☆49Updated 2 years ago
Alternatives and similar repositories for verilated-rs
Users that are interested in verilated-rs are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆102Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆74Updated last month
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A hardware compiler based on LLHD and CIRCT☆264Updated 5 months ago
- Verilog AST☆21Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The LLHD reference simulator.☆39Updated 5 years ago
- 21st century electronic design automation tools, written in Rust.☆33Updated last week
- Logic circuit analysis and optimization☆42Updated 3 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 11 months ago
- An HDL embedded in Rust.☆202Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆92Updated 2 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- RISCV Core written in Calyx☆17Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 8 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last month
- Rust Test Bench - write HDL tests in Rust.☆23Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆70Updated this week
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆116Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- The specification for the FIRRTL language☆62Updated last week
- ☆15Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- ☆19Updated 2 months ago
- PicoRV☆43Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago