基于Xilinx Zynq 嵌入式软硬件协同设计实战指南
☆87Aug 25, 2015Updated 10 years ago
Alternatives and similar repositories for ZynqBook
Users that are interested in ZynqBook are comparing it to the libraries listed below
Sorting:
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- PYNQ学习资料☆175Nov 28, 2019Updated 6 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆30Mar 11, 2019Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22May 24, 2023Updated 2 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 7 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 9 years ago
- ZYNQ7010-20 开源开发板，经济实惠好吃不贵☆172Dec 19, 2022Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- ITU Artificial Intelligence/Machine Learning in 5G Challenge Site-Specific Channel Estimation with Hybrid MIMO Architectures Neel Kanth K…☆12Oct 24, 2020Updated 5 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- Linux Driver for the Zynq FPGA DMA engine☆90Feb 12, 2015Updated 11 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆23Jun 4, 2021Updated 4 years ago
- 中文：☆108Nov 29, 2019Updated 6 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- ☆38Mar 11, 2019Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 10 months ago
- A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)☆17Nov 3, 2014Updated 11 years ago
- Source code for GainStrong products☆18Feb 26, 2026Updated last week
- ONOS app and P4 program abstracting a network of switches as one big 4G/5G UPF☆20Aug 25, 2022Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- ☆23Nov 30, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Firmware to drive Cypress CX3 camera controller☆25Mar 7, 2017Updated 8 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆559Sep 13, 2022Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Time sensitive network performance evaluation toolkit, based on Zynq7000 FPGA architecture.☆30May 21, 2024Updated last year
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 3 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Feb 28, 2026Updated last week
- Python Productivity for ZYNQ☆2,277Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago