xupsh / pynq-supported-board-file
☆18Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for pynq-supported-board-file
- ☆39Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- ☆26Updated 5 years ago
- ☆71Updated 11 months ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- ☆60Updated 5 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 3 years ago
- IC implementation of TPU☆86Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆30Updated 2 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago