efabless / clearLinks
☆72Updated last year
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- ☆38Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆76Updated last week
- Portable HyperRAM controller☆62Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Wishbone interconnect utilities☆44Updated last month
- Experimental flows using nextpnr for Xilinx devices☆54Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- ☆59Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- ☆38Updated 3 years ago
- ☆139Updated last week
- A Risc-V SoC for Tiny Tapeout☆45Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Featherweight RISC-V implementation☆53Updated 4 years ago