efabless / clearLinks
☆70Updated 11 months ago
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆51Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- ☆36Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- A pipelined RISC-V processor☆57Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- ☆54Updated last month
- Portable HyperRAM controller☆56Updated 8 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ☆20Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆64Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago