☆72Aug 19, 2024Updated last year
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆153Mar 17, 2023Updated 3 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- My repositories for Icestudio.☆13Jul 14, 2025Updated 11 months ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simplified Stellarator CAD models.☆29Feb 20, 2026Updated 3 months ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated last year
- An Open-source FPGA IP Generator☆1,114Updated this week
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- A differentiable, flexible stellarator coil proxy☆17May 27, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆356Dec 2, 2025Updated 6 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆64Nov 5, 2021Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- My personal Python package for plotting and data processing.☆16Sep 3, 2024Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23May 18, 2026Updated 3 weeks ago
- ☆38Dec 29, 2022Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- FPGA for uSDR☆23Apr 18, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 7 months ago
- Python implementation of the Quasisymmetric Stellarator Construction method☆16Jan 25, 2025Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Open-source PDK version manager☆51Jun 8, 2026Updated last week
- Arduino Uno template project for KiCad EDA☆16Feb 11, 2021Updated 5 years ago
- A modern schematic entry and simulation program☆94Jun 8, 2026Updated last week
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆264Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Symplectic Integration Methods for Particle Loss Estimation☆24Jun 8, 2026Updated last week
- ☆11Jul 12, 2022Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆85Feb 7, 2026Updated 4 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆42May 9, 2026Updated last month