efabless / clearLinks
☆69Updated 9 months ago
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- ☆52Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- ☆35Updated 6 months ago
- A pipelined RISC-V processor☆57Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Portable HyperRAM controller☆55Updated 5 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆77Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago