efabless / clear
☆66Updated 7 months ago
Alternatives and similar repositories for clear:
Users that are interested in clear are comparing it to the libraries listed below
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- ☆33Updated 4 months ago
- A pipelined RISC-V processor☆55Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- ☆51Updated last month
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Wishbone interconnect utilities☆39Updated last month
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 weeks ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆40Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- SAR ADC on tiny tapeout☆39Updated 2 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆40Updated 2 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- ☆39Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ☆19Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year