efabless / clearLinks
☆71Updated last year
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆76Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆84Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 2 weeks ago
- ☆38Updated last year
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- Wishbone interconnect utilities☆44Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Portable HyperRAM controller☆62Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- ☆137Updated last year
- ☆59Updated 5 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- ☆38Updated 3 years ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- SAR ADC on tiny tapeout☆44Updated 11 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago