efabless / clearLinks
☆72Updated last year
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated this week
- Experimental flows using nextpnr for Xilinx devices☆56Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- ☆139Updated 3 weeks ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- ☆38Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- ☆38Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆47Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Prefix tree adder space exploration library☆56Updated last week
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆119Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year