efabless / clearLinks
☆70Updated last year
Alternatives and similar repositories for clear
Users that are interested in clear are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆59Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆74Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Portable HyperRAM controller☆59Updated 10 months ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- A Risc-V SoC for Tiny Tapeout☆37Updated last week
- Wishbone interconnect utilities☆42Updated 8 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- ☆37Updated 10 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆179Updated last year
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Nitro USB FPGA core☆87Updated last year
- PicoRV☆44Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- ☆137Updated 10 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago