steveicarus / simbusLinks
Icarus SIMBUS
☆19Updated 5 years ago
Alternatives and similar repositories for simbus
Users that are interested in simbus are comparing it to the libraries listed below
Sorting:
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Project Trellis database☆13Updated last year
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- ☆10Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- FPGA Development toolset☆20Updated 8 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 4 months ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago