steveicarus / simbusLinks
Icarus SIMBUS
☆20Updated 6 years ago
Alternatives and similar repositories for simbus
Users that are interested in simbus are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Updated 3 years ago
- FPGA Development toolset☆20Updated 8 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 11 years ago
- A bit-serial CPU☆19Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- A wishbone controlled FM transmitter hack☆23Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆32Updated 5 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- DVI video out example for prjtrellis☆17Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Updated 2 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 10 years ago
- PicoRV☆43Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago