steveicarus / simbusLinks
Icarus SIMBUS
☆19Updated 5 years ago
Alternatives and similar repositories for simbus
Users that are interested in simbus are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Simplified environment for litex☆14Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- PS2 interface☆19Updated 7 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆14Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Project Trellis database☆13Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago