Riscv32 CPU Project
☆96Jan 18, 2018Updated 8 years ago
Alternatives and similar repositories for Computer-Architecture-Task-2
Users that are interested in Computer-Architecture-Task-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A MIPS CPU implemented in Verilog☆75Sep 12, 2017Updated 9 years ago
- HIL test for KRIA kr260 board.☆12May 5, 2025Updated last year
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆92Nov 28, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- 计算机组成原理课程设计内容，设计一个兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水结构），并增加IO模块（人机交互式），解决数据依赖问题☆12Jun 24, 2020Updated 6 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Mips五级流水线CPU☆47Jan 29, 2023Updated 3 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 7 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- IEEE 802.11 OFDM-based transceiver system☆49Dec 15, 2017Updated 8 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 10 months ago
- ☆14Aug 21, 2019Updated 7 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- 计算机组成原理 课程实验☆20Jan 31, 2026Updated 9 months ago
- Repository with implementations of numerical algorithms on Python / C++, used in homework for Numerical Methods course in HSE University …☆11Nov 23, 2023Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆29Feb 26, 2023Updated 3 years ago
- ☆12Jun 24, 2023Updated 3 years ago
- DOM Protected hardware Implementations of Ascon variants☆11Jun 13, 2017Updated 9 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- early attempt to integrate the clang-refactor into vim. based on vim-clang-format☆10Sep 3, 2014Updated 12 years ago
- Hardware and software implementation of Sparsely-active SNNs☆26Mar 6, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python scripts form performing stereo depth estimation using the CoEx model in ONNX.☆11Sep 8, 2021Updated 5 years ago
- ☆12Oct 10, 2025Updated last year
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago