Alternatives and similar repositories for RISCV-CPU:

Users that are interested in RISCV-CPU are comparing it to the libraries listed below

• yutxie / cpu-riscv
  ACM Class 2017 Computer Architecture
  ☆10Updated 7 years ago
• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆66Updated 7 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆36Updated last year
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆85Updated 3 months ago
• chsgcxy / messy_notes
  all kind of notes, I maybe sort this in the future
  ☆10Updated last week
• ecolab-nus / morpher-v2
  An Open-Source Tool for CGRA Accelerators
  ☆18Updated 9 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆23Updated last year
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆58Updated last month
• OpenXiangShan / GEM5
  ☆74Updated this week
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆120Updated last year
• wu-qing-157 / RISCV-CPU
  A Homework for Computer Architecture at SJTU
  ☆14Updated 5 years ago
• yhqiu16 / TRAM
  Template-based Reconfigurable Architecture Modeling Framework
  ☆13Updated 2 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆89Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆36Updated last month
• craymichael / CBP-16-Simulation
  Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)
  ☆19Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆58Updated 2 years ago
• FCAS-LAB / chiplet_simulators
  A list of our chiplet simulaters
  ☆28Updated 3 years ago
• black-parrot / black-parrot-sim
  ☆12Updated 2 months ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆83Updated 6 months ago
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆40Updated 2 years ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆82Updated last year
• wzc810049078 / systolic-array-matrix-multiplier
  A systolic array matrix multiplier
  ☆24Updated 5 years ago
• KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip
  EE577b-Course-Project
  ☆16Updated 4 years ago
• GoWest279 / XuanTie-C910-FPGA
  ☆20Updated 2 years ago
• lizhirui / DreamCoreV2
  ☆21Updated last year
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆228Updated 2 years ago
• chenhaoc / ESL_Learning
  some knowleage about SystemC/TLM etc.
  ☆17Updated last year
• KyleParkJong / Network-on-Chip-Simulator
  Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator
  ☆22Updated last year
• wangeddie67 / ESYSim
  ☆33Updated 8 months ago