kzoacn / RISCV-CPU
SJTU Computer Architecture(1) Hw
☆14Updated 7 years ago
Alternatives and similar repositories for RISCV-CPU:
Users that are interested in RISCV-CPU are comparing it to the libraries listed below
- ACM Class 2017 Computer Architecture☆10Updated 7 years ago
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- all kind of notes, I maybe sort this in the future☆10Updated 2 months ago
- 关于移植模型至gemmini的文档☆24Updated 2 years ago
- An integrated CGRA design framework☆87Updated last month
- ☆80Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A Homework for Computer Architecture at SJTU☆14Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- ☆28Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆35Updated 10 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆75Updated 4 years ago
- ☆91Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆25Updated last year
- 自建 chisel 工程模板☆12Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated 2 weeks ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆21Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆26Updated 4 years ago
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- note about IC knowledge☆9Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year