kzoacn/RISCV-CPU external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

kzoacn/RISCV-CPU

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/kzoacn/RISCV-CPU)

Close

kzoacn / RISCV-CPUView on GitHubMore

• External links
• Readme badge

SJTU Computer Architecture(1) Hw

☆14Jan 12, 2018Updated 8 years ago

Alternatives and similar repositories for RISCV-CPU

Users that are interested in RISCV-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• yutxie / cpu-riscv

  View on GitHub
  ACM Class 2017 Computer Architecture
  ☆10Jan 11, 2018Updated 8 years ago
• wu-qing-157 / RISCV-CPU

  View on GitHub
  A Homework for Computer Architecture at SJTU
  ☆14Jan 4, 2020Updated 6 years ago
• jinningli / system2018-project1

  View on GitHub
  Fantasy Ptrace
  ☆23Mar 14, 2018Updated 8 years ago
• Engineev / math-notes

  View on GitHub
  ☆15Nov 24, 2018Updated 7 years ago
• peterzheng98 / Compiler-2020

  View on GitHub
  ☆19May 11, 2020Updated 5 years ago
• chsgcxy / messy_notes

  View on GitHub
  all kind of notes, I maybe sort this in the future
  ☆13Aug 29, 2025Updated 6 months ago
• ACM-Class-2016 / probability-theory-lecture-notes

  View on GitHub
  Lecture notes of Probability Theory.
  ☆49Jun 20, 2018Updated 7 years ago
• saturn-lab / learn-TensorFlow

  View on GitHub
  Make Smart Things with TensorFlow
  ☆13Nov 30, 2019Updated 6 years ago
• xuyifangreeneyes / mxcompiler

  View on GitHub
  Craft a toy compiler
  ☆10Aug 21, 2019Updated 6 years ago
• damdoy / simple_riscv_cpu

  View on GitHub
  Verilog implementation of a simple riscv cpu
  ☆18Oct 28, 2021Updated 4 years ago
• lmxyy / Computer-Architecture-Task-2

  View on GitHub
  Riscv32 CPU Project
  ☆95Jan 18, 2018Updated 8 years ago
• rggen / rggen-sv-rtl

  View on GitHub
  Common SystemVerilog RTL modules for RgGen
  ☆16Feb 5, 2026Updated last month
• Zeba-Xie / Open-USB2.0-Device-Controller

  View on GitHub
  USB2.0 Device Controller IP Core
  ☆15Aug 18, 2023Updated 2 years ago
• davidhildenbrand / drob

  View on GitHub
  DROB (Dynamic Rewriter and Optimizer of Binary code)
  ☆26Feb 19, 2020Updated 6 years ago
• LiJiasen-00921 / Arch2019_Assignment

  View on GitHub
  ☆10Mar 18, 2020Updated 6 years ago
• seongsikpark / SNN-neural-coding

  View on GitHub
  Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)
  ☆12Feb 15, 2022Updated 4 years ago
• Intelligent-Microsystems-Lab / SNNQuantPrune

  View on GitHub
  Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"
  ☆11Apr 20, 2023Updated 2 years ago
• kevinhoang90 / softmax_rtl

  View on GitHub
  ☆11Nov 22, 2025Updated 4 months ago
• SJTU-ACM-Class-2018 / lecture-notes-of-probability

  View on GitHub
  lecture notes of probability notes
  ☆17Jul 7, 2020Updated 5 years ago
• buttercutter / cordic

  View on GitHub
  A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
  ☆17May 29, 2017Updated 8 years ago
• abcdabcd987 / compiler2016

  View on GitHub
  Toy Compiler for Compiler 2016 Course
  ☆91May 18, 2016Updated 9 years ago
• Engineev / mocker

  View on GitHub
  A compiler for course Compiler 2019
  ☆16Jan 9, 2020Updated 6 years ago
• zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project

  View on GitHub
  Spiking Neural Network Accelerator
  ☆15May 18, 2022Updated 3 years ago
• freecores / pipelined_fft_64

  View on GitHub
  Pipelined FFT/IFFT 64 points processor
  ☆11Jul 17, 2014Updated 11 years ago
• zhehaoxu / ai-talk

  View on GitHub
  关于深度学习算法、框架、编译器、加速器的一些理解
  ☆16Jul 2, 2022Updated 3 years ago
• JackYu6 / HERO_release

  View on GitHub
  PyTorch implementation of "HERO: Human Reaction Generation from Videos (ICCV 2025)"
  ☆31Jan 6, 2026Updated 2 months ago
• lycfly / EasyNPU

  View on GitHub
  A small Neural Network Processor for Edge devices.
  ☆18Nov 22, 2022Updated 3 years ago
• githubofaliyev / SNN-DSE

  View on GitHub
  Hardware and software implementation of Sparsely-active SNNs
  ☆22Mar 6, 2026Updated 2 weeks ago
• whc2uestc / BD3_FPGA

  View on GitHub
  新一代北斗卫星导航监测接收机的FPGA实现
  ☆31May 17, 2016Updated 9 years ago
• lostfish / textrank

  View on GitHub
  ☆11Oct 10, 2021Updated 4 years ago
• FanQinFred / Cache

  View on GitHub
  重庆大学计算机学院2018级计算机体系结构cache设计
  ☆11Jan 4, 2021Updated 5 years ago
• Sharpiless / HAQ-for-Mobilenetv3-Quantization

  View on GitHub
  用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision
  ☆20Jul 10, 2021Updated 4 years ago
• ultraembedded / core_axi_cache

  View on GitHub
  128KB AXI cache (32-bit in, 256-bit out)
  ☆55May 10, 2021Updated 4 years ago
• HanSeokhyeon / Supervised-Learning-Based-on-Temporal-Coding-in-Spiking-Neural-Networks

  View on GitHub
  ☆14Nov 20, 2019Updated 6 years ago
• cebarobot / UCAS-CALab-mycpu_axi_verify

  View on GitHub
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
  ☆22Dec 22, 2020Updated 5 years ago
• cla7aye15I4nd / trivial-riscv-cpu

  View on GitHub
  A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…
  ☆16Jan 4, 2020Updated 6 years ago
• CustomizableComputingLab / PYNQ_softmax

  View on GitHub
  achieve softmax in PYNQ with heterogeneous computing.
  ☆14Nov 1, 2018Updated 7 years ago
• rdou / UVM-Verification-Testbench-For-SimpleBus

  View on GitHub
  ☆11May 31, 2016Updated 9 years ago
• gillianGan / ahb_sram_master

  View on GitHub
  ☆19Mar 6, 2020Updated 6 years ago