cquwei-cx / cpu20220108
MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
☆11Updated 3 years ago
Alternatives and similar repositories for cpu20220108
Users that are interested in cpu20220108 are comparing it to the libraries listed below
Sorting:
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated 11 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated last year
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆12Updated 2 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆53Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆134Updated 10 months ago
- 编译原理作业与实验☆9Updated 3 years ago
- ☆86Updated last week
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆79Updated 5 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆12Updated last month
- CQU Dual Issue Machine☆36Updated 10 months ago
- ☆19Updated 9 months ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- ☆63Updated 3 weeks ago
- ☆64Updated 2 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- riscv指令集,单周期以及五级流水线CPU☆59Updated 4 months ago