cquwei-cx / cpu20220108Links
MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
☆11Updated 3 years ago
Alternatives and similar repositories for cpu20220108
Users that are interested in cpu20220108 are comparing it to the libraries listed below
Sorting:
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19Updated 4 years ago
- 编译原理作业与实验☆9Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Updated 4 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- ☆19Updated 10 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆17Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预 测器☆82Updated 5 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆22Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- CQU Dual Issue Machine☆36Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆20Updated 7 months ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆12Updated 2 years ago
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆137Updated last year
- ☆68Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 10 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆86Updated last month
- ☆34Updated 5 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- 重庆大学计算机组成原理、硬件综合设计实验材料☆38Updated 4 years ago