体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
☆87Nov 28, 2019Updated 6 years ago
Alternatives and similar repositories for RISC-V-32I
Users that are interested in RISC-V-32I are comparing it to the libraries listed below
Sorting:
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- ☆12Apr 11, 2019Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- A simple RISC-V CPU written in Verilog.☆70Aug 17, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆11Oct 31, 2023Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- 计算机系统原理mips五级流水线cache模拟☆19Dec 31, 2020Updated 5 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- 清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU☆12Aug 8, 2021Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- 基于RISC_V指令集架构实现的一个多周期CPU☆26Apr 14, 2019Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆348Jan 12, 2018Updated 8 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Repository for USTC 2021 Spring Database Labs☆10Jul 6, 2021Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- ☆115Jun 27, 2019Updated 6 years ago