Lyncien / RISC-V-32ILinks
体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器
☆86Updated 5 years ago
Alternatives and similar repositories for RISC-V-32I
Users that are interested in RISC-V-32I are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- ☆70Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆150Updated 6 years ago
- A simple RISC-V CPU written in Verilog.☆66Updated last year
- ☆87Updated this week
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- riscv指令集,单周期以及五级流水线CPU☆84Updated 8 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 4 years ago
- ☆83Updated 5 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 4 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- a simple riscv cpu☆22Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- 一生一芯的信息发布和内容网站☆134Updated last year
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆16Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆306Updated 7 years ago