Lyncien / RISC-V-32ILinks
体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器
☆84Updated 5 years ago
Alternatives and similar repositories for RISC-V-32I
Users that are interested in RISC-V-32I are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆149Updated 6 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- ☆70Updated 2 years ago
- CPU Design Based on RISCV ISA☆120Updated last year
- riscv指令集,单周期以及五级流水线CPU☆81Updated 7 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- ☆86Updated last week
- A simple RISC-V CPU written in Verilog.☆66Updated last year
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆42Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆30Updated 4 years ago
- ☆155Updated 3 weeks ago
- ☆78Updated 4 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆300Updated 7 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆66Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆27Updated last year
- 复旦大学 数字逻辑与部件设计实验 2020秋☆51Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Updated 5 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆49Updated 3 years ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago