Lyncien / RISC-V-32I
体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器
☆72Updated 5 years ago
Alternatives and similar repositories for RISC-V-32I:
Users that are interested in RISC-V-32I are comparing it to the libraries listed below
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆124Updated 8 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆142Updated 6 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆121Updated 4 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- ☆59Updated last year
- A simple RISC-V CPU written in Verilog.☆60Updated 6 months ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆38Updated 4 years ago
- 《自己动手写CPU》一书附带的文件☆79Updated 7 years ago
- riscv指令集,单周期以及五级流水线CPU☆43Updated 2 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆26Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- 基于RISC_V32I指令集架构的五级流水CPU☆14Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- 单周期 8指令 MIPS32CPU☆89Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- NSCSCC 信息整合☆232Updated 4 years ago
- ☆79Updated 3 weeks ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆12Updated 3 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写CPU》实现,开发板为Nexys4 DDR☆33Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆17Updated 3 years ago
- CPU Design Based on RISCV ISA☆93Updated 8 months ago
- a simple riscv cpu☆22Updated 2 years ago
- ☆57Updated 2 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆261Updated 7 years ago
- Verilog实现的简单五级流水线CPU,开发平台:Nexys3☆39Updated 9 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆39Updated 7 months ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆20Updated 9 months ago