synxlin / mips-cpu
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated 7 months ago
Alternatives and similar repositories for mips-cpu:
Users that are interested in mips-cpu are comparing it to the libraries listed below
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 7 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- ☆33Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆10Updated 5 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- A simulator of Cache☆73Updated 5 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 《自己动手写CPU》一书附带的文件☆78Updated 6 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆13Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆49Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆72Updated 5 years ago
- ☆11Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- riscv32i-cpu☆19Updated 4 years ago
- ☆21Updated 2 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆13Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆12Updated 5 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆105Updated 5 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- UCAS 2017秋 计算机体系结构实验 MIPS流水线CPU☆9Updated 7 years ago