The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Jul 10, 2024Updated last year
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆19Nov 18, 2018Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- A toy SQL engine built on top of LSM(LevelDB)☆22Jun 28, 2019Updated 6 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像 头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 5 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- ☆10Jun 4, 2024Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ☆29Feb 9, 2017Updated 9 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- Project developed for the discipline of Heat and Mass Transfer based on the transient simulation of a 2D surface with specific initial co…☆15Jun 30, 2022Updated 3 years ago
- Crossplatform C++11 2D Game Engine for Windows and Android games☆27Oct 1, 2020Updated 5 years ago
- 《CPU自制入门》源码☆19Aug 6, 2017Updated 8 years ago
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- This project hosts the documentation of Freescale Community BSP and related repositories☆26Dec 29, 2023Updated 2 years ago
- Finite element analysis of steady state 2D heat transfer problems. Heat transfer occurs when there is a temperature difference within a b…☆26Nov 26, 2023Updated 2 years ago
- 类C编译器☆14Sep 7, 2019Updated 6 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆23Dec 17, 2019Updated 6 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆52Apr 23, 2020Updated 5 years ago
- To deploy Transformer models in CV to mobile devices.☆18Jan 20, 2022Updated 4 years ago
- ☆67Apr 22, 2025Updated 11 months ago
- In this repository, we explore model compression for transformer architectures via quantization. We specifically explore quantization awa…☆24May 14, 2021Updated 4 years ago
- CPU based on MIPS with 5-stage pipeline and cache, working with DDR2 memory and SD card.☆32Sep 9, 2020Updated 5 years ago
- A basic Android application that runs semantic image segmentation using Tensorflow-Lite☆22Jul 7, 2019Updated 6 years ago
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year