synxlin / mips-cpu
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated 6 months ago
Alternatives and similar repositories for mips-cpu:
Users that are interested in mips-cpu are comparing it to the libraries listed below
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆36Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 2 years ago
- nscscc2018☆26Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 6 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆11Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆10Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- 高级计算机体系结构2020，吴俊敏老师，中科大研究生课程☆58Updated 11 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆13Updated 5 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A Homework for Computer Architecture at SJTU☆14Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆33Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆20Updated 5 months ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago