synxlin / mips-cpuLinks
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated last year
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆33Updated 2 months ago
- ☆10Updated 4 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 6 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆10Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- GPGPU-SIM 使用篇☆14Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- nscscc2018☆27Updated 7 years ago
- BOOM's Simulation Accelerator.☆13Updated 4 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 6 years ago
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- A Homework for Computer Architecture at SJTU☆14Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated this week
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Updated 5 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 4 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- all kind of notes, I maybe sort this in the future☆13Updated 4 months ago
- Documentation for Digital Design course☆20Updated 7 months ago
- riscv32i-cpu☆18Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- ☆41Updated 9 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago