synxlin / mips-cpuLinks
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated 10 months ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- nscscc2018☆26Updated 6 years ago
- ☆10Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆17Updated 6 months ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆16Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆34Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆127Updated 5 years ago
- ☆22Updated 2 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- MIPS CPU☆14Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago