synxlin / mips-cpuLinks
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated last year
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆27Updated 2 weeks ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆10Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- ☆10Updated last year
- ☆22Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆16Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- nscscc2018☆26Updated 6 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆19Updated 8 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆107Updated 6 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 5 years ago