synxlin / mips-cpuLinks
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated last year
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆10Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Updated 3 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 6 years ago
- ☆10Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- nscscc2018☆27Updated 7 years ago
- BOOM's Simulation Accelerator.☆13Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Updated 6 years ago
- A simulator of Cache☆83Updated 5 months ago
- ☆27Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Updated 6 years ago
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆33Updated last year
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆30Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Updated 5 months ago
- ☆22Updated 2 months ago