synxlin / mips-cpu
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆18Updated 2 months ago
Related projects: ⓘ
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆10Updated 4 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- ☆32Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- nscscc2018☆26Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆28Updated 6 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆35Updated 4 years ago
- Naïve MIPS32 SoC implementation☆112Updated 4 years ago
- MIPS CPU☆14Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- A Homework for Computer Architecture at SJTU☆13Updated 4 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 7 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated 10 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆48Updated 4 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆22Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆60Updated 4 years ago
- ☆43Updated this week
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆39Updated 2 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆15Updated 3 years ago
- 我的一生一芯项目☆16Updated 2 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆73Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆16Updated last month
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆109Updated 4 years ago
- An almost empty chisel project as a starting point for hardware design☆28Updated last year
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆18Updated 7 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Updated 9 months ago