synxlin / mips-cpuLinks
The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
☆19Updated last year
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆30Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- nscscc2018☆26Updated 7 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆10Updated 4 years ago
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 5 years ago
- ☆36Updated 7 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆33Updated 8 years ago
- Yet another toy CPU.☆92Updated last year
- ☆10Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- A Homework for Computer Architecture at SJTU☆14Updated 5 years ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated last month
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- A simulator of Cache☆79Updated 2 months ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Updated 5 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆21Updated 11 months ago