Alternatives and similar repositories for LoongsonCsprj2017-manual

Users that are interested in LoongsonCsprj2017-manual are comparing it to the libraries listed below

• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆108Updated 6 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆117Updated 5 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆54Updated 7 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆50Updated 5 years ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 7 years ago
• Trinkle23897 / mips32-cpu
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆129Updated 5 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆125Updated last month
• jiegec / Projects
  A summary of my projects
  ☆49Updated 4 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆205Updated 5 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 7 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆40Updated last year
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 2 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆69Updated last week
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 4 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 4 years ago
• wangrunji0408 / UndergraduateProjects
  A collection of my undergraduate projects
  ☆92Updated last year
• nscscc2019ucas / nscscc2019ucas
  ☆35Updated 6 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆35Updated 4 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 4 years ago
• jinhang1997 / Q-A-for-PA-2018
  PA2018常见问题解答（持续更新，更新频率1-2天/次），欢迎star
  ☆31Updated 7 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆144Updated 4 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆33Updated 8 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆52Updated last month
• oscomp / proj2-os-kernels-by-history
  OS教学实验：用Rust&C实现各种历史上的经典OS Kernels的实例
  ☆46Updated 3 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆205Updated 3 years ago
• mlzeng / CSC2020-USTC-FlammingMyCompiler
  全国大学生计算机系统能力大赛编译系统设计赛项目
  ☆243Updated 4 years ago