FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3
☆31Aug 25, 2026Updated last month
Alternatives and similar repositories for flapga-mario
Users that are interested in flapga-mario are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 6 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- Rebuild YatSenOS On RISC-V 64.☆23Jan 6, 2022Updated 4 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Yet another toy CPU.☆92Dec 10, 2023Updated 2 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- A hardware implementation of the Consolite game console written in Verilog.☆11Jun 9, 2016Updated 10 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Sep 14, 2026Updated 3 weeks ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- ☆12Jul 16, 2020Updated 6 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Relevant Material for SIGCOMM 2020 paper "Contention-Aware Performance Prediction for Virtualized Network Functions"☆18Jul 1, 2020Updated 6 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- HPC Game Platform☆11Apr 20, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- ☆10Jul 4, 2023Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Flappy Bird on Verilog☆15Jun 6, 2023Updated 3 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 6 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 3 months ago
- 将BP神经网络前向传递过程移植到STM32单片机中，并完成完整的图像获取，校正，识别过程☆12Apr 11, 2018Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆20Nov 3, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FFT generator using Chisel☆63Sep 26, 2021Updated 5 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 4 years ago
- Distributed SDDMM Kernel☆13Jul 8, 2022Updated 4 years ago
- High-Performance Linpack Benchmark adopted version for GPU backend☆12Sep 12, 2022Updated 4 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago