FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3
☆30Nov 18, 2018Updated 7 years ago
Alternatives and similar repositories for flapga-mario
Users that are interested in flapga-mario are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 5 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- Yet another toy CPU.☆92Dec 10, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- riscv64 opensbi baremetal☆11Jan 4, 2021Updated 5 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Jun 28, 2024Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Book Library of P&W Studio☆13Nov 27, 2021Updated 4 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- HPC Game Platform☆11Apr 20, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆11Jun 9, 2023Updated 3 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆12Updated this week
- 使用opencv完成的简易图像拼接程序☆16May 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- ☆20Nov 3, 2016Updated 9 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- ☆18Jul 28, 2022Updated 3 years ago
- Simple starter CMake project that uses NVBench.☆15May 6, 2025Updated last year
- 中科大教务系统刷课 Python 小脚本。☆33Sep 28, 2021Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 7 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago