FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3
☆31Nov 18, 2018Updated 7 years ago
Alternatives and similar repositories for flapga-mario
Users that are interested in flapga-mario are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 6 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- Rebuild YatSenOS On RISC-V 64.☆23Jan 6, 2022Updated 4 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Aug 10, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yet another toy CPU.☆92Dec 10, 2023Updated 2 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Jun 28, 2024Updated 2 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Jul 17, 2020Updated 6 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆13Mar 27, 2020Updated 6 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- ☆11Jul 4, 2023Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆11Jun 9, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 3 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- Repository that maintain the OpenBus Interface spec☆17Apr 26, 2023Updated 3 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 8 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆13Jun 16, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 将BP神经网络前向传递过程移植到STM32单片机中，并完成完整的图像获取，校正，识别过程☆12Apr 11, 2018Updated 8 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- FPGA raycaster engine written in verilog☆14Apr 19, 2019Updated 7 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆22Jul 10, 2026Updated last week
- outline and links for PLDI 2022 tutorial☆17Jun 13, 2022Updated 4 years ago