Wren6991 / DOOMSoCLinks
A SoC for DOOM
☆17Updated 4 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆15Updated last month
- Tools for FPGA development.☆47Updated this week