Wren6991 / DOOMSoC
A SoC for DOOM
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for DOOMSoC
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆58Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated 3 weeks ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- sample VCD files☆36Updated 8 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Demo SoC for SiliconCompiler.☆52Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- FPGA 101 - Workshop materials☆71Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Master-thesis-final☆17Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Tools for FPGA development.☆44Updated last year