Wren6991 / DOOMSoCLinks
A SoC for DOOM
☆19Updated 4 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A collection of SPI related cores☆17Updated 9 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆19Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- ☆70Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆15Updated 3 months ago
- RISC-V RV32E core designed for minimal area☆18Updated 9 months ago
- RISC-V processor☆31Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Wishbone interconnect utilities☆41Updated 6 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆87Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago