Wren6991 / DOOMSoCLinks
A SoC for DOOM
☆19Updated 4 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- ☆15Updated 5 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- A Risc-V SoC for Tiny Tapeout☆39Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A collection of SPI related cores☆19Updated 11 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆32Updated 8 months ago
- ☆20Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 3 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago