A SoC for DOOM
☆20Apr 11, 2021Updated 5 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Dec 6, 2020Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 2 months ago
- Unofficial Yosys WebAssembly packages☆76Mar 10, 2026Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 6 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 8 months ago
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- My infamous LibSL library☆33Updated this week
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Bare-metal Rust Embedded on K230☆13Jun 21, 2026Updated last month
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 6 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆50Aug 18, 2025Updated 11 months ago
- Smallest usable Editor in less than 800 lines of C☆18Apr 15, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Nov 29, 2025Updated 8 months ago
- Jetson Nano control and vision with ROS2 RealSense2, RPlidar, BNO055, Python, Pygame and ModBus☆12Feb 13, 2021Updated 5 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Visual Inertial Odometry with SLAM capabilities and 3D Mesh generation.☆13Mar 10, 2023Updated 3 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 8 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆13Jun 16, 2026Updated last month
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- launchpad smart contract create token, bonding curve, pool creation on solana☆11Aug 8, 2024Updated 2 years ago
- Sean Barrett Quake 1 map viewer updated to use SDL☆15Dec 2, 2025Updated 8 months ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Convert Adblock list format to domains list (pihole v4.3.2+ compatible)☆12Apr 15, 2020Updated 6 years ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 5 years ago
- Some examples of the Cpp target.☆10Nov 7, 2023Updated 2 years ago