Wren6991 / DOOMSoCView external linksLinks
A SoC for DOOM
☆20Apr 11, 2021Updated 4 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below
Sorting:
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Implemented a two-level (L1 and L2) cache simulator in C++ with round robin eviction policy☆10Jan 4, 2017Updated 9 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Compact FPGA game console☆165Nov 14, 2023Updated 2 years ago
- Repository for the rp2040_pmod board from controlpaths devices.☆22Jan 2, 2024Updated 2 years ago
- ☆18Dec 6, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Jan 1, 2022Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆76Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Nov 5, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- My infamous LibSL library☆33Oct 16, 2025Updated 3 months ago
- Isle FPGA Computer☆71Jan 22, 2026Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 8 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31May 1, 2021Updated 4 years ago
- sublimetext verilog syntax highlighting☆12Sep 7, 2016Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- The Frontend Of TeaParty☆11Mar 25, 2023Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Script AutoCad AutoLISP para la generación de ficheros Catastro GML INSPIRE de parcela catastral y de edificio. Etiquetas: gml, parcela c…☆16Feb 25, 2020Updated 5 years ago
- launchpad smart contract create token, bonding curve, pool creation on solana☆10Aug 8, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago