A SoC for DOOM
☆20Apr 11, 2021Updated 5 years ago
Alternatives and similar repositories for DOOMSoC
Users that are interested in DOOMSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- Unofficial Yosys WebAssembly packages☆76Mar 10, 2026Updated last month
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆84Feb 7, 2026Updated 2 months ago
- Isle FPGA Computer☆86Updated this week
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆51Dec 14, 2025Updated 4 months ago
- SystemC to Verilog Synthesizable Subset Translator☆13May 12, 2023Updated 2 years ago
- My infamous LibSL library☆33Mar 27, 2026Updated last month
- ☆13Nov 14, 2022Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- This is a 3D game engine I created in MS-DOS.☆15Nov 8, 2023Updated 2 years ago
- 80486 on the Sipeed Tang Console 138K FPGA☆104Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bare-metal Rust Embedded on K230☆13Dec 18, 2024Updated last year
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- A very basic 160 4bpp snes superfx demo☆16Apr 17, 2026Updated 2 weeks ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆49Aug 18, 2025Updated 8 months ago
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 5 years ago
- ☆13Nov 29, 2025Updated 5 months ago
- Jetson Nano control and vision with ROS2 RealSense2, RPlidar, BNO055, Python, Pygame and ModBus☆12Feb 13, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jun 30, 2025Updated 10 months ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 5 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Sean Barrett Quake 1 map viewer updated to use SDL☆15Dec 2, 2025Updated 5 months ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago