Wren6991 / DOOMSoC
A SoC for DOOM
☆16Updated 3 years ago
Alternatives and similar repositories for DOOMSoC:
Users that are interested in DOOMSoC are comparing it to the libraries listed below
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 2 weeks ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 2 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Open Processor Architecture☆26Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆26Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- ☆15Updated last year
- VGA-compatible text mode functionality☆16Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago