Development of a Network on Chip Simulation using SystemC.
☆34Jul 14, 2017Updated 8 years ago
Alternatives and similar repositories for NetworkOnChip
Users that are interested in NetworkOnChip are comparing it to the libraries listed below
Sorting:
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- ☆14Feb 24, 2025Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Updated this week
- ☆13Aug 22, 2022Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Updated this week
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆338Feb 16, 2026Updated 2 weeks ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- Example code for Modern SystemC using Modern C++☆69Nov 14, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Network on Chip for MPSoC☆28Updated this week
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago