OldRepoPreservation / mpeg2fpga
An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
☆21Updated 5 years ago
Related projects: ⓘ
- Ethernet MAC 10/100 Mbps☆24Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- AXI-4 RAM Tester Component☆15Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆21Updated 4 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆19Updated 4 years ago
- USB 1.1 Host and Function IP core☆15Updated 10 years ago
- USB Full Speed PHY☆38Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆31Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 2 years ago
- Master-thesis-final☆16Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆32Updated 5 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- USB serial device (CDC-ACM)☆31Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 3 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- Hamming ECC Encoder and Decoder to protect memories☆26Updated 3 months ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- simple sdram controller☆17Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆20Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- FPGA board-level debugging and reverse-engineering tool☆28Updated last year
- ☆56Updated 3 years ago
- turbo 8051☆28Updated 7 years ago