OldRepoPreservation / mpeg2fpgaLinks
An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
☆25Updated 6 years ago
Alternatives and similar repositories for mpeg2fpga
Users that are interested in mpeg2fpga are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Master-thesis-final☆19Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆38Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆17Updated 2 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 4 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- ☆19Updated 7 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- ☆45Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- Portable HyperRAM controller☆62Updated last year