OldRepoPreservation / mpeg2fpga
An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
☆22Updated 5 years ago
Alternatives and similar repositories for mpeg2fpga:
Users that are interested in mpeg2fpga are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Master-thesis-final☆18Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆33Updated 4 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆27Updated 7 years ago
- turbo 8051☆28Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- ☆13Updated last year
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- ☆58Updated 3 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago