OldRepoPreservation / mpeg2fpgaLinks
An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
☆25Updated 6 years ago
Alternatives and similar repositories for mpeg2fpga
Users that are interested in mpeg2fpga are comparing it to the libraries listed below
Sorting:
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Master-thesis-final☆19Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆31Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago