Alternatives and similar repositories for OpenMIPS

Users that are interested in OpenMIPS are comparing it to the libraries listed below

• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆58Updated 4 years ago
• wlmnzf / CPU
  《CPU自制入门》源码
  ☆19Updated 7 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆148Updated 6 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• verimake-team / SparkRoad-V
  ☆64Updated 6 months ago
• redlightASl / Notes
  ☆80Updated 3 weeks ago
• flyjancy / CortexM0_SoC
  Cortex M0 based SoC
  ☆73Updated 3 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• redchenjs / wujian100_open
  平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
  ☆19Updated last year
• tangshi706 / Learning-materials
  IC设计中的一些经典书籍
  ☆10Updated 4 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Updated 10 years ago
• whik / cortex_m3_on_xc7a100t
  ☆20Updated 3 years ago
• suisuisi / FPGAandLAN
  FPGAandLAN
  ☆26Updated 4 years ago
• JianmingS / MIPS-architecture-CPU-design-based-on-FPGA
  基于FPGA的MIPS架构的CPU设计
  ☆30Updated 9 years ago
• xupsh / ZynqBook
  基于Xilinx Zynq 嵌入式软硬件协同设计实战指南
  ☆83Updated 9 years ago
• ansonn / esl_systemc
  systemc建模相关
  ☆27Updated 11 years ago
• ganyunhan / DUAL-OV5640-for-GOWIN
  A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
  ☆33Updated 3 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13Updated 6 years ago
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆143Updated 6 years ago
• antmicro / openssd-nvme
  ☆28Updated 4 years ago
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆47Updated last year
• absolutezero2730 / AXI_DMA_FIFO
  Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA
  ☆21Updated 6 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆38Updated 4 years ago
• tishi43 / h265_decoder
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆71Updated 3 years ago
• Nuclei-Software / nuclei-board-labs
  Nuclei Board Labs
  ☆60Updated last year
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆29Updated 3 years ago
• suisuisi / gamegirl
  fpga based nes box
  ☆31Updated 3 years ago
• verimake-team / SparkRoad-FPGA
  ☆14Updated 5 years ago
• JefferyLi0903 / MMC
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆22Updated 2 years ago