lawrie / blackicemxbook
☆26Updated 5 years ago
Alternatives and similar repositories for blackicemxbook:
Users that are interested in blackicemxbook are comparing it to the libraries listed below
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated 11 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Löwe FPGA Board☆12Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A SoC for DOOM☆17Updated 4 years ago