ahegazy / vlsi-notesLinks
Digital IC design and vlsi notes
☆12Updated 5 years ago
Alternatives and similar repositories for vlsi-notes
Users that are interested in vlsi-notes are comparing it to the libraries listed below
Sorting:
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago
- ☆29Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- NoC based MPSoC☆11Updated 11 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- ☆15Updated 2 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆29Updated 5 years ago
- Systemverilog DPI-C call Python function☆25Updated 4 years ago
- Router 1 x 3 verilog implementation☆14Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆27Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- A python project to automatically generate the UVM testbench document.☆20Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago