ahegazy / vlsi-notesLinks
Digital IC design and vlsi notes
☆12Updated 4 years ago
Alternatives and similar repositories for vlsi-notes
Users that are interested in vlsi-notes are comparing it to the libraries listed below
Sorting:
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆28Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- NoC based MPSoC☆10Updated 10 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- ☆12Updated 9 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Direct Access Memory for MPSoC☆12Updated last week
- ☆17Updated 10 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- wifi☆11Updated 7 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A python project to automatically generate the UVM testbench document.☆20Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆20Updated 2 years ago