uvm_axi is a uvm package for modeling and verifying AXI protocol
☆21Feb 7, 2025Updated last year
Alternatives and similar repositories for uvm_axi
Users that are interested in uvm_axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uvm_starter is a simple template for starting uvm projects☆11Feb 11, 2025Updated last year
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆33Feb 7, 2025Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- A simple UVM example with DPI☆45Aug 7, 2017Updated 8 years ago
- ☆28May 11, 2021Updated 4 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- UVM AHB VIP☆96Sep 13, 2025Updated 6 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- UVM examples and projects☆157Jun 28, 2025Updated 8 months ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆12Aug 21, 2023Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 6 years ago
- VIP for AXI Protocol☆165May 24, 2022Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆611Dec 24, 2021Updated 4 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago