smartfoxdata / uvm_axi
uvm_axi is a uvm package for modeling and verifying AXI protocol
☆15Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for uvm_axi
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- UVM VIP architecture generator☆17Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆13Updated 6 years ago
- ☆21Updated 3 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆29Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆34Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- AHB to APB Bridge VIP☆28Updated 5 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆51Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- System verilog register model for uvm testbenches.☆18Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- UVM register utility generation by inputting xls table☆34Updated last year
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago
- generate UVM testbench using python☆26Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago