smartfoxdata / uvm_axi
uvm_axi is a uvm package for modeling and verifying AXI protocol
☆15Updated 7 years ago
Alternatives and similar repositories for uvm_axi:
Users that are interested in uvm_axi are comparing it to the libraries listed below
- UVM VIP architecture generator☆19Updated 4 years ago
- Verification IP for APB protocol☆56Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆23Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆28Updated 2 years ago
- ☆23Updated 3 years ago
- Sample UVM code for axi ram dut☆30Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆30Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆37Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- ☆17Updated 9 years ago
- ☆36Updated last year
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆8Updated last month
- Verification IP for I2C protocol☆41Updated 3 years ago
- generate UVM testbench using python☆27Updated 6 years ago
- ☆17Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆38Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago
- ☆18Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago