Archit-halder / Viterbi-Algorithm
This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Viterbi-Algorithm
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆12Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- FFT algorithm for fpga☆18Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆14Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆17Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆14Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- My code repositry for common use.☆20Updated 2 years ago
- FMCW Radar verilog project☆30Updated 4 years ago
- 最小和算法实现☆11Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- NMS_decode☆11Updated 4 years ago