This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.
☆13Aug 12, 2020Updated 5 years ago
Alternatives and similar repositories for Viterbi-Algorithm
Users that are interested in Viterbi-Algorithm are comparing it to the libraries listed below
Sorting:
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Mar 15, 2024Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆29May 28, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated last week
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Verilog hardware abstraction library☆46Updated this week
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ☆12Aug 16, 2022Updated 3 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- lowga chat A full course to make chat audio and video public and private rooms with socket io and webrtc and node js☆10Jul 15, 2018Updated 7 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Verik toolchain☆45Dec 24, 2022Updated 3 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆14Feb 3, 2025Updated last year
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated 2 weeks ago
- Will Two Do? Varying Dimensions in Electrocardiography: The PhysioNet/Computing in Cardiology Challenge 2021☆10Jan 6, 2026Updated last month