I-Doctor / gnn-acceleration-framework-with-FPGA
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆13Updated last year
Alternatives and similar repositories for gnn-acceleration-framework-with-FPGA:
Users that are interested in gnn-acceleration-framework-with-FPGA are comparing it to the libraries listed below
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 6 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆35Updated 2 years ago
- ☆16Updated last year
- ☆16Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- ☆14Updated 5 months ago
- ☆32Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated 10 months ago
- ☆25Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- ☆39Updated 8 months ago
- ☆15Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- Heterogenous ML accelerator☆17Updated 5 months ago