I-Doctor / gnn-acceleration-framework-with-FPGALinks
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆14Updated 2 years ago
Alternatives and similar repositories for gnn-acceleration-framework-with-FPGA
Users that are interested in gnn-acceleration-framework-with-FPGA are comparing it to the libraries listed below
Sorting:
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆38Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- ☆11Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Updated 5 years ago
- ☆16Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- ☆70Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆45Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- ☆32Updated 4 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆42Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆19Updated 3 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆32Updated 8 months ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- ☆11Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆13Updated 5 years ago
- agile hardware-software co-design☆52Updated 4 years ago