I-Doctor / gnn-acceleration-framework-with-FPGA
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆11Updated 10 months ago
Related projects: ⓘ
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- ☆15Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆32Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆30Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 weeks ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- ☆32Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- ☆16Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆23Updated 6 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- ☆15Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆15Updated 3 weeks ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- A graph linear algebra overlay☆47Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆17Updated last year
- ☆11Updated 9 months ago
- ☆23Updated 5 months ago
- ☆17Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- ☆12Updated 3 years ago
- ☆27Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆15Updated 2 years ago