I-Doctor / gnn-acceleration-framework-with-FPGA
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆12Updated last year
Alternatives and similar repositories for gnn-acceleration-framework-with-FPGA:
Users that are interested in gnn-acceleration-framework-with-FPGA are comparing it to the libraries listed below
- An HBM FPGA based SpMV Accelerator☆12Updated 8 months ago
- ☆16Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆16Updated 2 years ago
- ☆33Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- NeuraChip Accelerator Simulator☆11Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- ☆10Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆26Updated last month
- A graph linear algebra overlay☆51Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆25Updated 3 years ago
- ☆16Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- Heterogenous ML accelerator☆18Updated 7 months ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆9Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆30Updated 11 months ago
- ☆39Updated 10 months ago
- ☆16Updated 7 months ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago