I-Doctor / gnn-acceleration-framework-with-FPGALinks
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆12Updated last year
Alternatives and similar repositories for gnn-acceleration-framework-with-FPGA
Users that are interested in gnn-acceleration-framework-with-FPGA are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆17Updated 4 years ago
- ☆15Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 9 months ago
- ☆10Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆9Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated last year
- ☆33Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆16Updated 4 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- HLS project modeling various sparse accelerators.☆13Updated 3 years ago
- ☆16Updated 3 years ago
- ☆25Updated last year