I-Doctor / gnn-acceleration-framework-with-FPGA
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
☆11Updated last year
Alternatives and similar repositories for gnn-acceleration-framework-with-FPGA:
Users that are interested in gnn-acceleration-framework-with-FPGA are comparing it to the libraries listed below
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- ☆16Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 4 months ago
- ☆16Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆34Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆13Updated 4 months ago
- ☆31Updated 3 years ago
- ☆25Updated 9 months ago
- ☆37Updated 6 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A graph linear algebra overlay☆50Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆15Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- ☆16Updated 2 years ago
- ☆25Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆11Updated 5 years ago