s1s0 / topedLinks
Cross platform, open source IC layout editor
☆16Updated 2 weeks ago
Alternatives and similar repositories for toped
Users that are interested in toped are comparing it to the libraries listed below
Sorting:
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 2 months ago
- Yosys Plugins☆22Updated 6 years ago
- ☆20Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated 5 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- Free open source EDA tools☆66Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆15Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Zero to ASIC group submission for MPW2☆13Updated 6 months ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆36Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆18Updated 10 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- EDIF netlist checker tool☆26Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Digital Circuit rendering engine☆39Updated last month
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- 32-bit RISC-V microcontroller☆11Updated 4 years ago