☆91Aug 17, 2019Updated 6 years ago
Alternatives and similar repositories for process
Users that are interested in process are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆31Jun 24, 2018Updated 7 years ago
- 1st Testwafer for LibreSilicon☆28Aug 2, 2019Updated 6 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Repository of now harmless TREZOR security exploits☆11Jun 14, 2015Updated 10 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- No longer used, since upstream tooling is now built statically. PLEASE DO NOT USE FOR ANYTHING ELSE!☆16Jul 13, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Chaos Communication Congress 2017 Schedule for the Command Line☆15Dec 29, 2017Updated 8 years ago
- A viewport into a virtual grid of text cells☆13Dec 29, 2017Updated 8 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Node.js native addon build tool☆15Jul 6, 2025Updated 7 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- PCB design files for the Pulse Sensor Amped Project☆19Dec 2, 2025Updated 2 months ago
- RISC-V Linux for Keystone Enclave (will be deprecated in the future versions. See https://github.com/keystone-enclave/linux-keystone-driv…☆16Apr 3, 2019Updated 6 years ago
- The Lively Projectional Editor is an implementation of a projectional editor for Lively 4. It offers a dual editing workflow: A text proj…☆16Apr 27, 2017Updated 8 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Aug 28, 2022Updated 3 years ago