libresilicon / processLinks
☆91Updated 5 years ago
Alternatives and similar repositories for process
Users that are interested in process are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Copyleftist's Standard Cell Library☆98Updated last year
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- Free open source EDA tools☆66Updated 5 years ago
- Betrusted main SoC design☆142Updated last year
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- The Antikernel operating system project☆121Updated 5 years ago
- ☆29Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- FPGA Design Suite based on C to Verilog design flow.☆244Updated 6 years ago
- Ultimate ECP5 development board☆106Updated 5 years ago
- ☆60Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 3 months ago
- Open source software for chip reverse engineering.☆169Updated 4 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Python script for programming the iCEBlink40 development board under linux☆32Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- MRSIC32 ISA documentation and development☆90Updated last year
- Open source design files for the TinyFPGA B-Series boards.☆194Updated 3 years ago
- Open FPGA tools☆259Updated 5 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ☆113Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- Hardware design files for Betrusted☆74Updated 3 years ago