libresilicon/process external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

libresilicon/process

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/libresilicon/process)

Close

libresilicon / processView on GitHubMore

• External links
• Readme badge

☆91Aug 17, 2019Updated 6 years ago

Alternatives and similar repositories for process

Users that are interested in process are comparing it to the libraries listed below

• leviathanch / qtflow

  View on GitHub
  A Qt5 based free VLSI development tool
  ☆31Jun 24, 2018Updated 7 years ago
• libresilicon / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆28Aug 2, 2019Updated 6 years ago
• chipforge / StdCellLib

  View on GitHub
  Copyleftist's Standard Cell Library
  ☆101May 2, 2024Updated last year
• libresilicon / qtflow

  View on GitHub
  Free open source EDA tools
  ☆66Oct 1, 2019Updated 6 years ago
• leviathanch / libresiliconprocess

  View on GitHub
  ☆30Aug 19, 2019Updated 6 years ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• libresilicon / magic-8.2

  View on GitHub
  Magic VLSI Layout Tool
  ☆21Oct 10, 2019Updated 6 years ago
• Cognoscan / VerilogCogs

  View on GitHub
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Jun 7, 2015Updated 10 years ago
• trentmc / mojito

  View on GitHub
  mojito
  ☆12May 1, 2018Updated 7 years ago
• YosysHQ / prjtrellis-db

  View on GitHub
  Project Trellis database
  ☆14Sep 15, 2025Updated 6 months ago
• KestrelComputer / S64X7

  View on GitHub
  64-bit MISC Architecture CPU
  ☆13Dec 13, 2016Updated 9 years ago
• Z572 / guile-wlroots

  View on GitHub
  ☆22May 18, 2025Updated 10 months ago
• OpenCAPI / omi_device_ice

  View on GitHub
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆20Jan 5, 2023Updated 3 years ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• rbarzic / arty-cm0-designstart

  View on GitHub
  A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board
  ☆13Sep 7, 2018Updated 7 years ago
• chiphackers / covered

  View on GitHub
  Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…
  ☆31Oct 18, 2018Updated 7 years ago
• diadatp / sky130_rf_tools

  View on GitHub
  Guides and templates for using open source RF design tools with the SkyWater SKY130 process.
  ☆19Nov 13, 2020Updated 5 years ago
• chick / visualizer

  View on GitHub
  Provides dot visualizations of chisel/firrtl circuites
  ☆13Mar 12, 2019Updated 7 years ago
• whitequark / Boneless-CPU

  View on GitHub
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Feb 20, 2025Updated last year
• mabrains / OpenAnalogDesign

  View on GitHub
  Open Analog Design Environment
  ☆25May 19, 2023Updated 2 years ago
• efabless / ravenna

  View on GitHub
  32-bit RISC-V microcontroller
  ☆12Sep 11, 2021Updated 4 years ago
• shaded-enmity / r2-ropstats

  View on GitHub
  A set of tools based on radare2 for analysis of ROP gadgets and payloads.
  ☆15Apr 20, 2016Updated 9 years ago
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆12Apr 21, 2023Updated 2 years ago
• asinghani / sky130-chip-vis

  View on GitHub
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Jul 22, 2021Updated 4 years ago
• kunalg123 / flipflop_design

  View on GitHub
  This project has files needed to design and characterise flipflop
  ☆21Jun 3, 2019Updated 6 years ago
• Datamuseum-DK / FloppyTools

  View on GitHub
  Tools for preservation of floppy disks
  ☆15Nov 22, 2025Updated 3 months ago
• jorgetavares / zsort

  View on GitHub
  zsort is a collection of portable sorting algorithms in Common Lisp.
  ☆29Apr 23, 2012Updated 13 years ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities

  View on GitHub
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Aug 20, 2019Updated 6 years ago
• andreashandel / IDEMAbook

  View on GitHub
  Book on Dynamical Systems Approaches to Infectious Disease Epidemiology
  ☆10Nov 30, 2021Updated 4 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018

  View on GitHub
  ☆64Dec 16, 2018Updated 7 years ago
• mabrains / sky130_klayout_pdk

  View on GitHub
  Skywater 130nm Klayout Device Generators PDK
  ☆30Jul 12, 2024Updated last year
• vsdip / rvmyth_avsddac_interface

  View on GitHub
  ☆15Dec 2, 2021Updated 4 years ago
• edaplayground / epwave

  View on GitHub
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆14Apr 1, 2015Updated 10 years ago
• freecores / pid_controller

  View on GitHub
  PID controller
  ☆25Jul 17, 2014Updated 11 years ago
• PDP-10 / macsyma

  View on GitHub
  Macsyma
  ☆14Jan 23, 2018Updated 8 years ago
• f4pga / prjxray

  View on GitHub
  Documenting the Xilinx 7-series bit-stream format.
  ☆857Jun 5, 2025Updated 9 months ago
• MC-Squared / SolidRuby

  View on GitHub
  Ruby framework for CAD models: The power of OpenSCAD with the beauty of Ruby.
  ☆13Oct 30, 2023Updated 2 years ago
• juliangruber / capture-firefox

  View on GitHub
  Capture screenshots using Firefox
  ☆10Sep 23, 2017Updated 8 years ago