Alternatives and similar repositories for node-ngspice

Users that are interested in node-ngspice are comparing it to the libraries listed below

• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 9 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆225Updated last week
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆27Updated 3 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated 2 years ago
• rubund / graywolf
  ☆114Updated 5 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆15Updated this week
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆71Updated 5 years ago
• ashwith / ngspicepy
  A python library for ngspice
  ☆14Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• henjo / libpsf
  PSF simulation data c++ library
  ☆27Updated 2 years ago
• s1s0 / toped
  Cross platform, open source IC layout editor
  ☆16Updated 3 months ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated this week
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆62Updated 3 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆18Updated 15 years ago
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 4 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 7 years ago
• clothbot / Alliance-VLSI-CAD-System
  Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.
  ☆17Updated 15 years ago
• electron-lang / electron
  A mixed signal netlist language (pre-alpha)
  ☆61Updated 7 years ago
• carlos-jenkins / csv2vcd
  Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.
  ☆11Updated 4 years ago
• efabless / proton
  ☆33Updated 5 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 5 years ago