Alternatives and similar repositories for node-ngspice

Users that are interested in node-ngspice are comparing it to the libraries listed below

• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 8 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆38Updated 8 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 10 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆33Updated 8 years ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆69Updated 5 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆29Updated 3 weeks ago
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆23Updated 8 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆18Updated last year
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆17Updated 6 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆27Updated last year
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆30Updated 4 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• idea-fasoc / fasoc
  ☆54Updated last year
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆48Updated 10 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆33Updated 7 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated last month
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆78Updated 5 months ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆17Updated 15 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago