Alternatives and similar repositories for node-ngspice:

Users that are interested in node-ngspice are comparing it to the libraries listed below

• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆15Updated 8 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆97Updated 2 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 10 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆25Updated 2 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆34Updated 7 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 7 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆63Updated 5 years ago
• maikmerten / riscv-tomthumb
  A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
  ☆32Updated 6 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆22Updated 4 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆48Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆46Updated 2 years ago
• ngspice / ngspice
  ☆143Updated 8 months ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆116Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆22Updated last year
• antonblanchard / microwatt-mpw1
  The 64 bit OpenPOWER Microwatt core, MPW1 tape out
  ☆17Updated 3 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆22Updated 9 years ago
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆13Updated 11 months ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆12Updated 3 months ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆26Updated last year