Alternatives and similar repositories for node-ngspice

Users that are interested in node-ngspice are comparing it to the libraries listed below

• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 9 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 3 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆26Updated 3 years ago
• s1s0 / toped
  Cross platform, open source IC layout editor
  ☆16Updated last month
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆223Updated this week
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆54Updated 3 months ago
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• rubund / graywolf
  ☆113Updated 4 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆18Updated 15 years ago
• clothbot / Alliance-VLSI-CAD-System
  Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.
  ☆17Updated 15 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 11 months ago
• electron-lang / electron
  A mixed signal netlist language (pre-alpha)
  ☆61Updated 7 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆117Updated 3 weeks ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆70Updated 5 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆13Updated last year
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated 2 weeks ago
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated last year
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆25Updated 2 years ago
• magro732 / OpenRIO
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Updated 8 years ago
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• Bryce-Readyhough / caravel_UNCC_MPW_1
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆11Updated 2 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆124Updated 9 years ago