Alternatives and similar repositories for cocotb-coverage:

Users that are interested in cocotb-coverage are comparing it to the libraries listed below

• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆119Updated 2 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆249Updated last month
• amiq-consulting / svaunit
  SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
  ☆75Updated 4 years ago
• accellera / uvm
  ☆45Updated 8 years ago
• svunit / svunit
  ☆195Updated last week
• raysalemi / Python4RTLVerification
  ☆149Updated 2 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated this week
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆62Updated 5 months ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆81Updated 3 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆115Updated this week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆57Updated this week
• sach / System-Verilog-Packet-Library
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆73Updated 6 years ago
• thomasrussellmurphy / stx_cookbook
  Altera Advanced Synthesis Cookbook 11.0
  ☆100Updated last year
• accellera-official / uvm-core
  ☆75Updated 6 months ago
• dovstamler / uvm_agents
  UVM agents
  ☆77Updated 7 years ago
• hjking / uvm_gen
  UVM Generator
  ☆44Updated 10 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆242Updated last year
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆51Updated 6 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆128Updated 9 months ago
• oddball / ipxact2systemverilog
  Translates IPXACT XML to synthesizable VHDL or SystemVerilog
  ☆57Updated 8 months ago
• doswellf / combinator-uvm
  UVM Testbench For SystemVerilog Combinator Implementation
  ☆53Updated 8 years ago
• amiq-consulting / amiq_apb
  SystemVerilog VIP for AMBA APB protocol
  ☆71Updated 3 years ago
• mciepluc / apbi2c_cocotb_example
  An example Python-based MDV testbench for apbi2c core
  ☆30Updated 7 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• VerificationExcellence / SystemVerilogAssertions
  Examples and reference for System Verilog Assertions
  ☆83Updated 7 years ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆52Updated 4 years ago
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆138Updated 6 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆110Updated 3 weeks ago
• jerralph / riscv-vip
  For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug
  ☆58Updated 4 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆198Updated 4 months ago