isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆22Updated 8 months ago
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- Integer Multiplier Generator for Verilog☆23Updated last year
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- Hardware Design of Ascon☆23Updated last week
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- ☆81Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- SMT Attack☆21Updated 4 years ago
- ☆21Updated 11 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 months ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 weeks ago
- ☆23Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- Chisel implementation of AES☆23Updated 5 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆18Updated 7 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago