isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆23Updated last year
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- Hardware Formal Verification☆15Updated 5 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- Testing processors with Random Instruction Generation☆46Updated last month
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated 11 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆15Updated 3 months ago
- ☆17Updated last year
- ☆13Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ☆10Updated 3 years ago
- A tool for synthesizing Verilog programs☆102Updated last month
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- SMT Attack☆21Updated 4 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆23Updated 6 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- ☆80Updated last year
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago