isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆23Updated last year
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- ☆14Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated last month
- Hardware Formal Verification☆16Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 5 months ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- Testing processors with Random Instruction Generation☆50Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆124Updated this week
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆35Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Updated last year
- ☆23Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- ☆18Updated 5 years ago
- ☆10Updated 4 years ago