isec-tugraz / coco-almaView external linksLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆24Sep 26, 2024Updated last year
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆19Jul 17, 2025Updated 6 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆21Aug 19, 2024Updated last year
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- OpenTitan FI formal verification framework☆15Aug 29, 2023Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆11Jul 1, 2025Updated 7 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆15Jan 6, 2026Updated last month
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆31Aug 29, 2023Updated 2 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Parallel SAT Solver☆10Jan 19, 2018Updated 8 years ago
- Code for the paper "Efficient MILP modelings for Sboxes and Linear Layers of SPN ciphers", ToSC 2020.☆15Nov 30, 2020Updated 5 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Masked Ascon Software Implementations☆12May 3, 2022Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- Development of a virtual quadruped robot using OpenAI & Mujoco☆17Feb 15, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Integration and Supervisory control of Autonomous Robots☆19Updated this week
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated last month
- ☆15Dec 30, 2025Updated last month
- ☆13Sep 6, 2021Updated 4 years ago
- ☆15Apr 26, 2021Updated 4 years ago
- Code for the NeurIPS 2020 paper Efficient Exact Verification of Binarized Neural Networks☆13Jun 30, 2022Updated 3 years ago