isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆22Updated 10 months ago
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- Hardware Formal Verification☆15Updated 4 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆103Updated this week
- ☆13Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆14Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Testing processors with Random Instruction Generation☆44Updated 3 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated last month
- Side-channel analysis setup for OpenTitan☆35Updated 2 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 9 months ago
- ☆10Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆109Updated 2 months ago
- ☆16Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- ☆23Updated 4 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A tool for synthesizing Verilog programs☆95Updated last week
- ILA Model Database☆23Updated 4 years ago
- IOPMP IP☆19Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago