isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆23Updated last year
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆13Updated 4 months ago
- Hardware Formal Verification☆16Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- ☆14Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 3 years ago
- Testing processors with Random Instruction Generation☆50Updated last week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- SMT Attack☆21Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆21Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 5 months ago
- ☆10Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆118Updated this week
- ☆20Updated last year
- ☆26Updated 8 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago
- ☆17Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- ILA Model Database☆24Updated 5 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- ☆23Updated 4 years ago
- RTLCheck☆23Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated this week