isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆24Updated last year
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- Hardware Formal Verification☆17Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Testing processors with Random Instruction Generation☆50Updated 2 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- ☆14Updated 5 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆60Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆128Updated last week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- ☆24Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 6 months ago
- ☆10Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆21Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆120Updated 8 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- ☆82Updated last year
- ☆17Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago