isec-tugraz / coco-almaLinks
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆22Updated 9 months ago
Alternatives and similar repositories for coco-alma
Users that are interested in coco-alma are comparing it to the libraries listed below
Sorting:
- Hardware Formal Verification☆15Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last week
- ☆13Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- Testing processors with Random Instruction Generation☆39Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆81Updated last year
- Equivalence checking with Yosys☆45Updated last week
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- RTLCheck☆22Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆23Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- ☆19Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago