Shuiliusheng / spec2006_simpointView external linksLinks
use two version gem5 to create spec2006 cpu simpoint & checkpoint
☆16Oct 19, 2019Updated 6 years ago
Alternatives and similar repositories for spec2006_simpoint
Users that are interested in spec2006_simpoint are comparing it to the libraries listed below
Sorting:
- ☆12May 21, 2020Updated 5 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 3 years ago
- Extremely Simple Microbenchmarks☆39May 23, 2018Updated 7 years ago
- Extremely Simple Microbenchmarks☆19Jun 27, 2023Updated 2 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆24Aug 10, 2023Updated 2 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Mar 1, 2015Updated 10 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated 11 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆669Feb 1, 2026Updated last week
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- Android双进程守护-杀不死的服务☆12Jan 21, 2018Updated 8 years ago
- ☆33Apr 8, 2020Updated 5 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- Handwritten Digit Recognition Using Neural Network by Python☆10May 10, 2018Updated 7 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Updated this week
- A universal C++ compression library based on wavelet transformation☆12Jun 14, 2024Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Python Tools for the POP Metrics☆13Feb 16, 2022Updated 3 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 8 months ago
- a copy of m^2 's fsbench (https://chiselapp.com/user/Justin_be_my_guide/repository/fsbench/) with the latest density updates☆13Dec 30, 2019Updated 6 years ago
- ☆12Aug 8, 2024Updated last year
- Applications for OpenCL testing on Toradex Apalis iMX6Q☆12Dec 2, 2022Updated 3 years ago
- ☆13May 5, 2023Updated 2 years ago
- Final Project for Parallel Computing at CMU (15-618/15-418)☆10May 13, 2016Updated 9 years ago
- Cowic is a C++ library to compress formatted log like Apache access log.☆11May 3, 2015Updated 10 years ago
- A basic example of MQTT protocol functions and persist data with MySQL via NodeJS☆12Feb 21, 2018Updated 7 years ago
- ☆27Apr 26, 2020Updated 5 years ago
- ☆11May 7, 2018Updated 7 years ago
- ImperiumRAT is an advanced remote administration tool with features like (Remote desktop, Disable CMD, Turn on/off webcam, and more!)☆12Dec 7, 2022Updated 3 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Android demo client for thingsboard.☆11Apr 10, 2019Updated 6 years ago
- Mallacc: Accelerating Memory Allocation☆13Jan 2, 2018Updated 8 years ago
- 基于netty实现tcp 长连接☆12Oct 30, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated 3 weeks ago
- ☆13May 26, 2022Updated 3 years ago
- ☆11Apr 23, 2021Updated 4 years ago
- ☆11Apr 1, 2021Updated 4 years ago