Verilog Implementation of Run Length Encoding for RGB Image Compression
☆28Jun 28, 2021Updated 5 years ago
Alternatives and similar repositories for verilog-rle
Users that are interested in verilog-rle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆15Jan 3, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- ☆21May 8, 2025Updated last year
- Implementation of Sobel Filter in Verilog☆29Mar 10, 2017Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Feb 13, 2020Updated 6 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- bwt: An ANSI C implementation of the Burrows-Wheeler transformation (BWT)☆18Apr 13, 2026Updated 4 months ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- Succinct BWT based sequence prediction: a lossless model for sequence prediction☆17Jun 20, 2023Updated 3 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Asymmetric Numeral Systems - Tabled ANS, C Implementation☆15Mar 20, 2019Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 8 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Various tools I used to collect and composite data from a wifi device into an image.☆25Feb 14, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆26Sep 29, 2023Updated 2 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- FPGA实现动态图像识别☆25Jul 31, 2020Updated 6 years ago
- Premium Markets is an automated stock markets technical analysis system. It implements a graphical environment for monitoring and tailori…☆13Jun 27, 2025Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- TCP/IP stack for Amstrad CPC☆18Sep 13, 2018Updated 7 years ago