geraked / verilog-rleLinks
Verilog Implementation of Run Length Encoding for RGB Image Compression
☆26Updated 4 years ago
Alternatives and similar repositories for verilog-rle
Users that are interested in verilog-rle are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- UART 16550 core☆37Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆72Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- PCI bridge☆18Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Verilog I2C Slave☆23Updated 11 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆37Updated last year
- UART models for cocotb☆29Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Verilog wishbone components☆117Updated last year