geraked / verilog-rleLinks
Verilog Implementation of Run Length Encoding for RGB Image Compression
☆26Updated 3 years ago
Alternatives and similar repositories for verilog-rle
Users that are interested in verilog-rle are comparing it to the libraries listed below
Sorting:
- ☆15Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago