geraked / verilog-rleView external linksLinks
Verilog Implementation of Run Length Encoding for RGB Image Compression
☆27Jun 28, 2021Updated 4 years ago
Alternatives and similar repositories for verilog-rle
Users that are interested in verilog-rle are comparing it to the libraries listed below
Sorting:
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆31May 1, 2025Updated 9 months ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- Various tools I used to collect and composite data from a wifi device into an image.☆25Feb 14, 2015Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆39Oct 3, 2025Updated 4 months ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 8 months ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- High throughput JPEG decoder in Verilog for FPGA☆257Mar 5, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Keyboard for debuging☆11May 18, 2018Updated 7 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 4 years ago
- ☆11Jun 15, 2018Updated 7 years ago
- ☆20May 8, 2012Updated 13 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆16Aug 7, 2025Updated 6 months ago
- ArduinoPWS is a full featured personal weather station☆11Aug 20, 2017Updated 8 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Videojuego RPG hecho en Locomotive BASIC y C☆10Dec 21, 2025Updated last month
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated 11 months ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago