A python parser for decoding arm aarch32 and aarch64 system registers
☆26Mar 29, 2026Updated 6 months ago
Alternatives and similar repositories for arm_system_register_parser
Users that are interested in arm_system_register_parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tools for analyzing and browsing Tarmac instruction traces.☆87Sep 3, 2026Updated last month
- Benchmark Suite Invocation Scripting☆11Mar 16, 2022Updated 4 years ago
- ☆13May 21, 2020Updated 6 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆52Jul 31, 2025Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆27Updated this week
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated last year
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- ☆27Oct 1, 2026Updated last week
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python bindings for Apple's libcompression.☆15Oct 5, 2026Updated last week
- turn your confluence space into a static site☆12Feb 14, 2026Updated 7 months ago
- ☆43Apr 28, 2019Updated 7 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆209Jan 28, 2026Updated 8 months ago
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆34Sep 18, 2026Updated 3 weeks ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- SystemC training aimed at TLM.☆38Jul 31, 2020Updated 6 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated last month
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆24Aug 12, 2026Updated 2 months ago
- Extremely Simple Microbenchmarks☆46May 23, 2018Updated 8 years ago
- An auto-reload module for python app.☆11Nov 12, 2014Updated 11 years ago
- Hopefully an insightful XPC tracer that helps vulerability research by tracing server and client call stacks☆20Jul 19, 2022Updated 4 years ago
- ☆22Aug 6, 2026Updated 2 months ago
- ☆13May 5, 2023Updated 3 years ago
- Research starter kit for Armv8-A system modeling and benchmarking using the gem5 simulator (education, research)☆121Jun 13, 2025Updated last year
- ☆23Jul 8, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆41Updated this week
- Standalone implemention of authenticated encryption algorithms☆12Jan 28, 2022Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Updated this week
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- A cycle accurate emulator for the 6502 microprocessor☆21Oct 1, 2023Updated 3 years ago
- Using Visual Studio Compiler with Wine☆35Nov 14, 2017Updated 8 years ago
- ☆11Aug 10, 2016Updated 10 years ago