Alternatives and similar repositories for tiny5

Users that are interested in tiny5 are comparing it to the libraries listed below

• SKGleba / bob
  An open source monolithic kernel for Playstation Vita's Toshiba MeP security processor
  ☆23Updated 10 months ago
• lioncash / DolphinPPCTests
  PPC instruction tests
  ☆11Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• Ravenslofty / sudbury
  IA-64 emulator
  ☆15Updated 4 years ago
• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆110Updated last week
• hedgeberg / GlitchHammer
  A custom coprocessor and SoC for hardware security experiments in electronics.
  ☆12Updated 8 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆51Updated 7 months ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• lioncash / biscuit
  A runtime code generator for RISC-V
  ☆71Updated 3 weeks ago
• egienvalue / MIPS_R10K_Processor
  2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus
  ☆11Updated 8 years ago
• shrine-maiden-heavy-industries / torii-hdl
  A Python-based HDL and framework for silicon-based witchcraft
  ☆30Updated this week
• nand2mario / z86
  A pipelined 80286-class FPGA softcore CPU
  ☆24Updated 6 months ago
• fail0verflow / mini
  MINI (MINI is not IOS) is a open source replacement for Nintendo/BroadOn's IOS (from git.bootmii.org)
  ☆65Updated 3 years ago
• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆17Updated 6 years ago
• SonoSooS / libjz
  Jazelle driver and documentation
  ☆28Updated 3 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 4 years ago
• marcan / skyeye-starlet
  Very hacky Starlet emulator. Here be dragons, this was never meant to be released.
  ☆12Updated 9 years ago
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆24Updated 4 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆60Updated 5 years ago
• jevinskie / amd-lm32-smu-exploit
  Generic exploit for all version 7 (maybe others) LM32-based AMD SMU's used in APUs (and probably works on GPUs too)
  ☆38Updated 2 years ago
• himanshu5-prog / vortexGPU
  ☆24Updated 4 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆59Updated 8 months ago
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆20Updated last year
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated this week
• ez-flash / ez3pda
  source codes of ez3 kernel
  ☆16Updated 7 years ago
• VegaASM / Waltress
  100% Broadway compliant PowerPC Assembler completely handwritten in PowerPC
  ☆16Updated last year
• vbe0201 / faucon
  NVIDIA Falcon Microprocessor Suite
  ☆49Updated 2 years ago