Alternatives and similar repositories for tiny5:

Users that are interested in tiny5 are comparing it to the libraries listed below

• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆24Updated 3 years ago
• hedgeberg / UART2NAND
  Interface for exposing raw NAND i/o over UART to enable pc-side modification.
  ☆20Updated 7 years ago
• freecores / rtc
  No description
  ☆9Updated 10 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆84Updated last week
• FlyGoat / cpu_gs132
  Verilog code of Loongson's GS132 core
  ☆12Updated 5 years ago
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆23Updated 3 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated 11 months ago
• freecores / amber
  Amber ARM-compatible core
  ☆13Updated 10 years ago
• hedgeberg / GlitchHammer
  A custom coprocessor and SoC for hardware security experiments in electronics.
  ☆12Updated 7 years ago
• himanshu5-prog / vortexGPU
  ☆20Updated 4 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• egienvalue / MIPS_R10K_Processor
  2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus
  ☆11Updated 7 years ago
• VoidMercy / Lattice-ECP5-Bitstream-Decompiler
  Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
  ☆20Updated 3 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆32Updated 8 years ago
• b-dmitry1 / V188
  FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)
  ☆21Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆25Updated last year
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆73Updated last year
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆60Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆52Updated 4 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆16Updated 6 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated this week
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆54Updated last year
• VLSIDA / OpenCache
  An open-source custom cache generator.
  ☆33Updated last year
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆45Updated last year
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆29Updated 3 years ago
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆17Updated 4 years ago