xerpi / tiny5

Related projects ⓘ

Alternatives and complementary repositories for tiny5

• hedgeberg / GlitchHammer
  A custom coprocessor and SoC for hardware security experiments in electronics.
  ☆12Updated 7 years ago
• himanshu5-prog / vortexGPU
  ☆19Updated 3 years ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆23Updated 2 years ago
• hedgeberg / UART2NAND
  Interface for exposing raw NAND i/o over UART to enable pc-side modification.
  ☆20Updated 6 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆44Updated 6 months ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆48Updated 3 years ago
• lioncash / DolphinPPCTests
  PPC instruction tests
  ☆11Updated 9 months ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 6 years ago
• ToNi3141 / Rasterix
  OpenGL 1.x implementation for FPGAs
  ☆69Updated this week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆78Updated 2 months ago
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆23Updated 3 years ago
• freecores / rtc
  No description
  ☆8Updated 10 years ago
• kbeckmann / ECPKart64
  ☆16Updated 2 years ago
• merlinepedra25 / Xilinx-Unprotect
  ☆36Updated 2 years ago
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆13Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆10Updated 2 years ago
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆21Updated 5 years ago
• phire / bus-mu
  Experimentation towards a cycle-accurate n64 emulator
  ☆10Updated 6 months ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆24Updated last month
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆48Updated last year
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆16Updated 5 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆19Updated 5 years ago
• msinger / iceboy
  Game Boy clone for Lattice iCE40 FPGAs
  ☆18Updated 4 months ago
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆20Updated 6 years ago
• jago85 / Brutzelkarte_FPGA
  The Brutzelkarte FPGA description code in VHDL
  ☆13Updated 2 years ago
• ElectronAsh / sim_3do
  Verilator / Imgui sim for 3DO FPGA core attempt
  ☆11Updated last year