Verdvana / AXI_SRAM
支持AXI总线协议的8k×8 SP SRAM
☆25Updated 5 years ago
Alternatives and similar repositories for AXI_SRAM:
Users that are interested in AXI_SRAM are comparing it to the libraries listed below
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- IC Verification & SV Demo☆52Updated 3 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- ☆36Updated 9 years ago
- AXI Interconnect☆47Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆21Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- UART design in SV and verification using UVM and SV☆41Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆19Updated 8 months ago
- ☆25Updated 3 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆19Updated 2 years ago
- UVM实战随书源码☆49Updated 6 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆9Updated 3 months ago
- ☆38Updated last year
- Sample UVM code for axi ram dut☆31Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆38Updated 4 years ago
- UVM AHB VIP☆81Updated 4 months ago
- DDR3 function verification environment in UVM☆23Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆112Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆86Updated last year