Verdvana / AXI_SRAMLinks
支持AXI总线协议的8k×8 SP SRAM
☆25Updated 5 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below
Sorting:
- Simple AMBA VIP, Include axi/ahb/apb☆28Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆36Updated 2 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆43Updated 2 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆46Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆130Updated 7 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- UVM AHB VIP☆87Updated 2 months ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- AXI Interconnect☆54Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- Verification IP for APB protocol☆72Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆110Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆185Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆101Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- ☆38Updated 10 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago