支持AXI总线协议的8k×8 SP SRAM
☆28Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆31Aug 8, 2020Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 weeks ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Dec 23, 2024Updated last year
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆77Jul 30, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆52Nov 3, 2023Updated 2 years ago
- APB to I2C☆44Jul 17, 2014Updated 12 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Network on Chip for MPSoC☆29Aug 7, 2026Updated 3 weeks ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 10 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- UVM实战随书源码☆65Jan 22, 2019Updated 7 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的 《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆27Oct 9, 2020Updated 5 years ago
- ☆16May 1, 2024Updated 2 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆162Mar 31, 2020Updated 6 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago