支持AXI总线协议的8k×8 SP SRAM
☆26Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆194Jul 23, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- ☆14Jul 28, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆13Nov 11, 2015Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆11Jun 28, 2020Updated 5 years ago
- ☆74Jul 30, 2021Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- DOULOS Easier UVM Code Generator☆38May 6, 2017Updated 8 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆20Apr 7, 2025Updated last year
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆49Nov 3, 2023Updated 2 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- UVM实战随书源码☆61Jan 22, 2019Updated 7 years ago
- ☆41Apr 28, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆11Aug 28, 2024Updated last year
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 5 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- ☆20Nov 18, 2022Updated 3 years ago