支持AXI总线协议的8k×8 SP SRAM
☆26Mar 26, 2020Updated 5 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below
Sorting:
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆192Jul 23, 2018Updated 7 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- ☆31Aug 8, 2020Updated 5 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆24Oct 9, 2020Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Updated this week
- UVM实战随书源码☆59Jan 22, 2019Updated 7 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago