Verdvana / AXI_SRAMLinks
支持AXI总线协议的8k×8 SP SRAM
☆25Updated 5 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below
Sorting:
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆55Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆41Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- UVM AHB VIP☆86Updated 8 months ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆104Updated 7 years ago
- AXI Interconnect☆51Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆53Updated 4 years ago
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- APB to I2C☆43Updated 11 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆33Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆67Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago