支持AXI总线协议的8k×8 SP SRAM
☆28Mar 26, 2020Updated 6 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆31Aug 8, 2020Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆17Dec 23, 2024Updated last year
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- ☆78Jul 30, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Oct 27, 2024Updated 2 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- ☆15Jul 28, 2022Updated 4 years ago
- ☆52Nov 3, 2023Updated 2 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆23Apr 7, 2025Updated last year
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- Simple sram controller in verilog.☆35Jun 5, 2016Updated 10 years ago
- UVM实战随书源码☆66Jan 22, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆28Oct 9, 2020Updated 6 years ago
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago