Verdvana / AXI_SRAMLinks
支持AXI总线协议的8k×8 SP SRAM
☆26Updated 5 years ago
Alternatives and similar repositories for AXI_SRAM
Users that are interested in AXI_SRAM are comparing it to the libraries listed below
Sorting:
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆29Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- Verification IP for I2C protocol☆51Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆30Updated last year
- ahb scram controller, design and verification☆28Updated 7 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- Verification IP for APB protocol☆75Updated 5 years ago
- AXI DMA 32 / 64 bits☆123Updated 11 years ago
- AXI Interconnect☆55Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Updated 11 months ago
- UVM AHB VIP☆92Updated 4 months ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- ☆74Updated 10 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆117Updated last year
- UART design in SV and verification using UVM and SV☆52Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆135Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated 2 years ago
- Sample UVM code for axi ram dut☆39Updated 4 years ago
- APB to I2C☆43Updated 11 years ago
- ☆48Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆38Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago