Ashwin-Rajesh / RiSC-16
RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
☆12Updated 3 years ago
Alternatives and similar repositories for RiSC-16:
Users that are interested in RiSC-16 are comparing it to the libraries listed below
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- ☆33Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆78Updated this week
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆28Updated last year
- Verilog source code for book: Computer Architecture Tutorial☆25Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆71Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Implementation of a circular queue in hardware using verilog.☆16Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆53Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Tools for FPGA development.☆44Updated last year
- A SoC for DOOM☆17Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 3 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Another tiny RISC-V implementation☆54Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Wishbone interconnect utilities☆39Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week