RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
☆12Jan 24, 2022Updated 4 years ago
Alternatives and similar repositories for RiSC-16
Users that are interested in RiSC-16 are comparing it to the libraries listed below
Sorting:
- Simple 16-bit x86 decompression algorithm☆15Aug 7, 2017Updated 8 years ago
- MSP430G2xx3 flashing tool supporting Linux, Windows, and Mac OS.☆20Mar 29, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- 8-bit music video framework in 6502 assembly☆45Apr 15, 2011Updated 14 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Legacy BIOS firmware for emulators☆20Sep 22, 2021Updated 4 years ago
- VGA/MCGA mode 13h emulation TSR driver for Tandy Video II☆11May 15, 2019Updated 6 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- Win32 HLE emulator thing☆11Mar 29, 2022Updated 3 years ago
- Turn your car into a game controller with a cheap CANbus sniffer☆12Dec 18, 2017Updated 8 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 3 years ago
- A robot controlling program based on ROS 2 for RoboMaster Team Meta☆13Jan 15, 2026Updated 2 months ago
- Python DVB-T decoder☆22Feb 24, 2016Updated 10 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- Minimal world engine for old computers. Scriptable NPCs, growable crops, editable maps, in glorious CGA (or VGA).☆24May 9, 2025Updated 10 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- 23赛季RoboMaster华南虎工程电控开源☆13Sep 9, 2023Updated 2 years ago
- Boot any x86-based computer from a classic parallel port.☆34Jan 27, 2020Updated 6 years ago
- This is a 3D game engine I created in MS-DOS.☆15Nov 8, 2023Updated 2 years ago
- A TSR application that allows for sending "push notifications" to MS-DOS!☆15Sep 29, 2021Updated 4 years ago
- Vectron VGA Plus v2 generates a 640x480@60Hz VGA signal and has an interface that works with retro computers or microcontrollers.☆14Apr 26, 2022Updated 3 years ago
- ZRDX - Zurenava DOS extender (DPMI)☆21Nov 4, 2021Updated 4 years ago
- Bare-metal Rust Embedded on K230☆13Dec 18, 2024Updated last year
- 23赛季RoboMaster华南虎工程电控开源☆13Sep 9, 2023Updated 2 years ago
- A collection of interesting ELF files for inspiration and testing☆31Jan 25, 2023Updated 3 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- x86 16-bit program drawing the heart curve equation☆17Feb 15, 2021Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- DOS TSR that provides simulated hard disk activity LEDs and seeking sounds☆34Mar 10, 2024Updated 2 years ago
- An example of Windows NT Native API application and kernel driver☆22Feb 10, 2020Updated 6 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Smallest usable Editor in less than 800 lines of C☆19Apr 15, 2017Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Win16 reverse engineering tools☆23May 4, 2020Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago