Ashwin-Rajesh / RiSC-16Links
RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
☆12Updated 3 years ago
Alternatives and similar repositories for RiSC-16
Users that are interested in RiSC-16 are comparing it to the libraries listed below
Sorting:
- A small and simple rv32i core written in Verilog☆17Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆60Updated 5 years ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆57Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆47Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- Exploring gate level simulation☆59Updated 8 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆47Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Minimal implementation of Raybox HDL ray caster concept☆27Updated last month
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated this week
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated this week
- Submission template for TT02☆25Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Waveform Generator☆11Updated 3 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- ☆15Updated 7 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 4 years ago
- ☆14Updated 3 years ago
- ☆53Updated 3 years ago