Ashwin-Rajesh / RiSC-16Links
RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
☆12Updated 3 years ago
Alternatives and similar repositories for RiSC-16
Users that are interested in RiSC-16 are comparing it to the libraries listed below
Sorting:
- A small and simple rv32i core written in Verilog☆14Updated 3 years ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆60Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- ✔ ️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- VGA-compatible text mode functionality☆17Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Submission template for TT02☆25Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆13Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆33Updated 8 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆54Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 2 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Updated 7 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆33Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆31Updated 9 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- A SoC for DOOM☆19Updated 4 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago