Ashwin-Rajesh / RiSC-16
RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
☆12Updated 3 years ago
Alternatives and similar repositories for RiSC-16:
Users that are interested in RiSC-16 are comparing it to the libraries listed below
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago
- ☆34Updated 5 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- Master-thesis-final☆19Updated last year
- A SoC for DOOM☆17Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- ☆13Updated 3 years ago
- ☆10Updated last year
- Implementation of a RISC-V CPU in Verilog.☆14Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Waveform Generator☆11Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Updated 9 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Amber ARM-compatible core☆13Updated 10 years ago
- VGA-compatible text mode functionality☆17Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago