Ashwin-Rajesh / RiSC-16View on GitHub
RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python
12Jan 24, 2022Updated 4 years ago

Alternatives and similar repositories for RiSC-16

Users that are interested in RiSC-16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?