VidyaChhabria / ThermEDGe-and-IREDGeLinks
Encoder-decoder based generative networks for static and transient thermal analysis
☆22Updated 2 years ago
Alternatives and similar repositories for ThermEDGe-and-IREDGe
Users that are interested in ThermEDGe-and-IREDGe are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- ☆38Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- ☆48Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆26Updated 2 years ago
- ☆58Updated 4 years ago
- Artificial Netlist Generator☆44Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆428Updated 4 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆20Updated 10 months ago
- ☆34Updated 5 years ago
- ☆15Updated last year
- ☆68Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- RePlAce global placement tool☆242Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- Python iterface for Cadence LEF/DEF parser.☆28Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆287Updated 2 months ago
- ☆31Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- The first version of TritonPart☆29Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 5 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago