VidyaChhabria / ThermEDGe-and-IREDGeLinks
Encoder-decoder based generative networks for static and transient thermal analysis
☆21Updated 2 years ago
Alternatives and similar repositories for ThermEDGe-and-IREDGe
Users that are interested in ThermEDGe-and-IREDGe are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- ☆24Updated last year
- ☆44Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Artificial Netlist Generator☆39Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆33Updated 4 years ago
- ☆13Updated 11 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- ☆56Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- ☆30Updated 4 years ago
- ☆20Updated 4 months ago
- The first version of TritonPart☆26Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- ☆10Updated 10 months ago
- ☆12Updated 11 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- ☆17Updated 8 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago