VidyaChhabria / ThermEDGe-and-IREDGeView external linksLinks
Encoder-decoder based generative networks for static and transient thermal analysis
☆24Feb 16, 2023Updated 3 years ago
Alternatives and similar repositories for ThermEDGe-and-IREDGe
Users that are interested in ThermEDGe-and-IREDGe are comparing it to the libraries listed below
Sorting:
- ☆29Jun 23, 2023Updated 2 years ago
- ☆41Jun 1, 2021Updated 4 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- ☆20Jan 13, 2025Updated last year
- ☆11Aug 26, 2023Updated 2 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated last year
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆446Jul 17, 2025Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- SPICE netlists parser for .NET☆32Jan 31, 2026Updated 2 weeks ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- ☆26Dec 8, 2025Updated 2 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 3 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- 台大李宏毅老师机器学习课程☆10Apr 29, 2020Updated 5 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 3 months ago
- Modified Nodal Analysis☆15Apr 27, 2025Updated 9 months ago
- A program set in Hunan University which used as OPC(Optical Proximity Correction)☆14Mar 16, 2019Updated 6 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- GDSII file format links☆14May 4, 2020Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- ☆10Mar 14, 2022Updated 3 years ago
- ☆11Dec 31, 2019Updated 6 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- ☆15Jun 30, 2024Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- ☆17Nov 14, 2022Updated 3 years ago
- A lightweight & optimised fast Poisson solver for execution on both CPU & GPU.☆14Dec 19, 2025Updated last month
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago