VidyaChhabria / ThermEDGe-and-IREDGeLinks
Encoder-decoder based generative networks for static and transient thermal analysis
☆21Updated 2 years ago
Alternatives and similar repositories for ThermEDGe-and-IREDGe
Users that are interested in ThermEDGe-and-IREDGe are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- ☆57Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- ☆46Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- ☆34Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆399Updated 2 months ago
- ☆20Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆25Updated 2 years ago
- Artificial Netlist Generator☆42Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆281Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- ☆33Updated 4 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- ☆57Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆71Updated 3 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆14Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Machine Generated Analog IC Layout☆252Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆11Updated last year