claude-abounegm / DEF-Viewer

Related projects ⓘ

Alternatives and complementary repositories for DEF-Viewer

• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago
• trimcao / lef-parser
  Parser for LEF library files
  ☆28Updated 4 years ago
• yellekelyk / PyVerilog
  Python-based Verilog Parser (currently Netlist only)
  ☆52Updated 7 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆17Updated 9 months ago
• google / bigspicy
  ☆38Updated last year
• The-OpenROAD-Project / OpenRCX
  ☆19Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆114Updated last year
• ABKGroup / PROBE3.0
  ☆36Updated 7 months ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• ucb-art / bag
  BAG framework
  ☆22Updated 3 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆49Updated this week
• ahmed-agiza / EDAViewer
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆68Updated last year
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆22Updated last year
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆28Updated last year
• idea-fasoc / fasoc
  ☆52Updated last year
• UNSAMDCI / PDK_ONC5
  Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
  ☆30Updated 2 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆75Updated 7 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆38Updated 2 weeks ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆46Updated 4 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆51Updated 6 months ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆82Updated 3 years ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆45Updated last year
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆30Updated 4 years ago