Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languages.
☆17May 31, 2023Updated 2 years ago
Alternatives and similar repositories for DEF-Viewer
Users that are interested in DEF-Viewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆24May 24, 2025Updated 10 months ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Suite of tools for optimizing diffraction gratings useful for free space optics☆16Jun 15, 2023Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆19Dec 15, 2025Updated 4 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- ☆36Apr 30, 2022Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Parser for LEF library files☆39Sep 22, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 4 years ago
- The shadow map example is written with Qt, It uses QOpenGLWidget as rendering container, requires Qt 5.4 or later.☆13May 12, 2015Updated 10 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆35Apr 9, 2026Updated last week
- Emacs Lisp parser for Python☆14Oct 15, 2015Updated 10 years ago
- A content-based 3D shape retrieval system that, given a 3D shape, finds the most similar shapes in a given 3D shape database build for th…☆11Nov 10, 2019Updated 6 years ago
- This is an OpenSCAD script to convert a csv file containing a PCB test point report - generated e.g. from Altium Designer, KiCAD, Eagle o…☆12Jul 17, 2020Updated 5 years ago
- Python-based diff tool for Altium schematic/PCB libraries☆12Dec 10, 2014Updated 11 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆60Aug 7, 2022Updated 3 years ago
- POC of building React UI for FreeCAD☆14Jan 5, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 4 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- BLE support for standard Cycling Speed and Cadence Service☆12Mar 27, 2026Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- Cadence Allegro Skills.☆55Jul 10, 2019Updated 6 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- APDL (ANSYS) syntax highlighting package for Sublime Text.☆15Aug 31, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- General purpose task runner☆11Nov 10, 2025Updated 5 months ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆16Jul 26, 2021Updated 4 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago