Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languages.
☆17May 31, 2023Updated 2 years ago
Alternatives and similar repositories for DEF-Viewer
Users that are interested in DEF-Viewer are comparing it to the libraries listed below
Sorting:
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Parser for LEF library files☆38Sep 22, 2020Updated 5 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- GDS to ASCII Converter☆20Jun 27, 2025Updated 8 months ago
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- ☆36Apr 30, 2022Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆74Jan 6, 2023Updated 3 years ago
- メジロ式速記☆18Updated this week
- ☆10Nov 13, 2025Updated 3 months ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆17Dec 15, 2025Updated 2 months ago
- Koel Labs innovates open-source speech research, inclusive speech technologies, and real-time pronunciation feedback for language learner…☆18Feb 25, 2026Updated last week
- tribox Contest is an Online Speed-Solving Competition organized by Tribox Inc.☆12Jan 3, 2026Updated 2 months ago
- A Snippet generator for opencv.☆10Mar 2, 2024Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- [Opinionated] Migrate Travis CI to GitHub Actions. Node.js CI settings☆10Aug 23, 2022Updated 3 years ago
- The largest collection of reconstructions on the internet☆11May 26, 2017Updated 8 years ago
- Exchange Python-Graph-Objects between networkx, igraph and graph-tools☆12Mar 15, 2024Updated last year
- bb0.2 lives here!☆10Apr 15, 2022Updated 3 years ago
- VS Code extension for handling python module names☆10Aug 10, 2022Updated 3 years ago
- ☆10Sep 8, 2025Updated 5 months ago