Alternatives and similar repositories for DEF-Viewer

Users that are interested in DEF-Viewer are comparing it to the libraries listed below

• google / skywater-pdk-actions

  View on GitHub
  GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
  ☆16Jun 3, 2021Updated 4 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆33Aug 15, 2019Updated 6 years ago
• bkoppelmann / lefdef-toolkit

  View on GitHub
  Source code for LEF/DEF
  ☆11Oct 16, 2018Updated 7 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• jimwang99 / parser-for-chip-design

  View on GitHub
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆32Jun 13, 2015Updated 10 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• trimcao / lef-parser

  View on GitHub
  Parser for LEF library files
  ☆38Sep 22, 2020Updated 5 years ago
• mdmfernandes / socad

  View on GitHub
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆18Aug 27, 2020Updated 5 years ago
• The-OpenROAD-Project / OpenDB

  View on GitHub
  Database and Tool Framework for EDA
  ☆123Jan 25, 2021Updated 5 years ago
• mattvenn / logo-to-gds2

  View on GitHub
  ☆18Dec 15, 2022Updated 3 years ago
• yellekelyk / PyVerilog

  View on GitHub
  Python-based Verilog Parser (currently Netlist only)
  ☆54Apr 12, 2017Updated 8 years ago
• lnis-uofu / TIGFET-10nm-PDK

  View on GitHub
  An open source PDK using TIGFET 10nm devices.
  ☆56Dec 19, 2022Updated 3 years ago
• mikaeloduh / gds2ascii-tool-project

  View on GitHub
  GDS to ASCII Converter
  ☆20Jun 27, 2025Updated 7 months ago
• liyanqing1987 / libView

  View on GitHub
  libView is a GUI tool for library file cell information view and comparison.
  ☆26Jul 24, 2023Updated 2 years ago
• OpenTimer / Parser-SPEF

  View on GitHub
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Aug 7, 2022Updated 3 years ago
• laurentc2 / Verilog2Spice

  View on GitHub
  Simple strutured VERILOG netlist to SPICE netlist translator
  ☆25May 22, 2022Updated 3 years ago
• hanun2999 / cadence-skill

  View on GitHub
  ☆36Apr 30, 2022Updated 3 years ago
• The-OpenROAD-Project / alpha-release

  View on GitHub
  Builds, flow and designs for the alpha release
  ☆54Dec 18, 2019Updated 6 years ago
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Dec 25, 2025Updated last month
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• luckyrantanplan / nthu-route

  View on GitHub
  VLSI EDA Global Router
  ☆80Jan 22, 2018Updated 8 years ago
• ahmed-agiza / EDAViewer

  View on GitHub
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆72Jan 6, 2023Updated 3 years ago
• JEEBIS27 / Plover_Mejiro

  View on GitHub
  メジロ式速記
  ☆17Jan 30, 2026Updated 2 weeks ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• verilog-to-routing / ezgl

  View on GitHub
  ☆10Nov 13, 2025Updated 3 months ago
• ucb-art / laygo

  View on GitHub
  LAYout with Gridded Objects
  ☆32Jun 18, 2020Updated 5 years ago
• cuhk-eda / cu-gr

  View on GitHub
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Feb 27, 2023Updated 2 years ago
• Atlantix-EDA / atlantix-eda

  View on GitHub
  Programmatically generated PCB libraries facilitating robust electronic product design.
  ☆17Dec 15, 2025Updated last month
• xlucn / LTE440

  View on GitHub
  Lunar Time Ephemerides based on DE440
  ☆18Jan 17, 2026Updated 3 weeks ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆12Aug 7, 2025Updated 6 months ago
• gsGupta11 / vscode-OpencvSnippets

  View on GitHub
  A Snippet generator for opencv.
  ☆10Mar 2, 2024Updated last year
• KoelLabs / ML

  View on GitHub
  Koel Labs innovates open-source speech research, inclusive speech technologies, and real-time pronunciation feedback for language learner…
  ☆18Dec 7, 2025Updated 2 months ago
• tribox / tribox-contest

  View on GitHub
  tribox Contest is an Online Speed-Solving Competition organized by Tribox Inc.
  ☆12Jan 3, 2026Updated last month
• CospanDesign / verilog-visualizer

  View on GitHub
  A GUI to help users visualize the structure of a verilog HDL project
  ☆12Jul 26, 2015Updated 10 years ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 11 years ago
• asm256 / ExPluginBase

  View on GitHub
  ☆12Mar 15, 2016Updated 9 years ago
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆11Apr 21, 2023Updated 2 years ago
• jiegec / maze-routing

  View on GitHub
  Implementation of several grid routers in Rust
  ☆13Oct 21, 2025Updated 3 months ago