Alternatives and similar repositories for DEF-Viewer

Users that are interested in DEF-Viewer are comparing it to the libraries listed below

• trimcao / lef-parser
  Parser for LEF library files
  ☆37Updated 4 years ago
• ucb-art / bag
  BAG framework
  ☆29Updated 5 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 5 years ago
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆28Updated 4 years ago
• laurentc2 / Verilog2Spice
  Simple strutured VERILOG netlist to SPICE netlist translator
  ☆22Updated 3 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆56Updated 4 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆45Updated this week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 3 weeks ago
• idea-fasoc / fasoc
  ☆54Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated last week
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆31Updated 9 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆54Updated this week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆280Updated 2 weeks ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 10 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆72Updated last week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆40Updated last year
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆39Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆24Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆34Updated 5 years ago
• ABKGroup / PROBE3.0
  ☆44Updated last year
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆64Updated 2 months ago