claude-abounegm / DEF-ViewerLinks
Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languages.
☆17Updated 2 years ago
Alternatives and similar repositories for DEF-Viewer
Users that are interested in DEF-Viewer are comparing it to the libraries listed below
Sorting:
- ☆22Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆33Updated 10 years ago
- GDS to ASCII Converter☆21Updated last week
- An analytical VLSI placer☆28Updated 3 years ago
- Automatic generation of real number models from analog circuits☆41Updated last year
- ☆19Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated last week
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- ☆55Updated last year
- LAYout with Gridded Objects☆29Updated 5 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆15Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- BAG framework☆41Updated 11 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆95Updated 4 months ago
- ☆24Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- ☆92Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- ☆41Updated 2 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆36Updated 3 years ago
- Running Python code in SystemVerilog☆70Updated last month