Alternatives and similar repositories for Realtime-Bicubic-16X-SuperResolution-IP

Users that are interested in Realtime-Bicubic-16X-SuperResolution-IP are comparing it to the libraries listed below

• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• shengwenliang / fpga-nvme-controller

  View on GitHub
  Chisel NVMe controller
  ☆25Nov 24, 2022Updated 3 years ago
• theSergeyGusev / simple10GbaseR

  View on GitHub
  FPGA Low latency 10GBASE-R PCS
  ☆12May 23, 2023Updated 2 years ago
• FarisHijazi / LZ4-Decompressor-Verilog

  View on GitHub
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Feb 20, 2019Updated 6 years ago
• regymm / mit_sd_controller_improved

  View on GitHub
  Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v
  ☆13Dec 6, 2021Updated 4 years ago
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Nov 21, 2024Updated last year
• os-fpga / IP_Catalog

  View on GitHub
  IP Catalog for Raptor.
  ☆17Dec 6, 2024Updated last year
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Jan 3, 2022Updated 4 years ago
• jianyicheng / HLS-benchmarks

  View on GitHub
  Benchmarks for High-Level Synthesis
  ☆10Mar 17, 2023Updated 2 years ago
• jianyicheng / DSS

  View on GitHub
  DASS HLS Compiler
  ☆29Oct 4, 2023Updated 2 years ago
• WangXuan95 / FPGA-QOI

  View on GitHub
  An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
  ☆39Sep 18, 2024Updated last year
• Aperture-Electronic / SystemVerilog-Bitmap-Library-AXI-Image-VIP

  View on GitHub
  Bitmap Processing Library & AXI-Stream Video Image VIP
  ☆36Apr 11, 2022Updated 3 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• FernandoGuiomar / CPR_VHDL

  View on GitHub
  VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
  ☆16Dec 6, 2020Updated 5 years ago
• pezy-computing / pzbcm

  View on GitHub
  Basic Common Modules
  ☆46Dec 13, 2025Updated 2 months ago
• tomverbeure / jtag_uart_example

  View on GitHub
  Mini CPU design with JTAG UART support
  ☆21Jun 8, 2021Updated 4 years ago
• chipsalliance / f4pga-xc7-bram-patch

  View on GitHub
  Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.
  ☆19Feb 9, 2022Updated 4 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• Cognoscan / VerilogCogs

  View on GitHub
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Jun 7, 2015Updated 10 years ago
• waviousllc / wav-slink-hw

  View on GitHub
  An Open Source Link Protocol and Controller
  ☆29Jul 26, 2021Updated 4 years ago
• zencove-thu / zencove-zoom

  View on GitHub
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆40Jul 4, 2023Updated 2 years ago
• analogdevicesinc / HighSpeedConverterToolbox

  View on GitHub
  MATLAB toolbox for ADI high speed converter products
  ☆26Nov 11, 2025Updated 3 months ago
• 2cc2ic / DMA-S2MM-and-MM2S

  View on GitHub
  Build an open source, extremely simple DMA.
  ☆23Feb 17, 2019Updated 6 years ago
• mcrl / NVMe

  View on GitHub
  ☆35Dec 10, 2023Updated 2 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy

  View on GitHub
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆27Feb 7, 2023Updated 3 years ago
• bxinquan / zynqmp_cam_isp_demo

  View on GitHub
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆108Dec 18, 2022Updated 3 years ago
• marph91 / pico-png

  View on GitHub
  PNG encoder, implemented in VHDL
  ☆23Mar 30, 2024Updated last year
• subutai-attic / pars

  View on GitHub
  ☆30Apr 1, 2017Updated 8 years ago
• lllibano / SystolicArray

  View on GitHub
  A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
  ☆31Aug 28, 2025Updated 5 months ago
• hypernyan / eth_vlg

  View on GitHub
  ☆78Feb 5, 2022Updated 4 years ago
• dawsonjon / FPGA-radio

  View on GitHub
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆114Oct 18, 2016Updated 9 years ago
• pulp-platform / jtag_dpi

  View on GitHub
  JTAG DPI module for SystemVerilog RTL simulations
  ☆32Oct 30, 2015Updated 10 years ago
• adamgallas / MIT_Bluespec_RISCV_Tutorial

  View on GitHub
  ☆27Jan 22, 2023Updated 3 years ago
• azonenberg / antikernel-ipcores

  View on GitHub
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆69Dec 17, 2025Updated last month
• Cognoscan / BoostDSP

  View on GitHub
  VHDL Library for implementing common DSP functionality.
  ☆31Oct 5, 2018Updated 7 years ago
• giuseppedongiovanni / nvme_comp_storage

  View on GitHub
  Computational Storage Device based on the open source project OpenSSD.
  ☆30Oct 25, 2020Updated 5 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Nov 9, 2015Updated 10 years ago
• tomtor / HDL-deflate

  View on GitHub
  FPGA implementation of deflate (de)compress RFC 1950/1951
  ☆63May 2, 2019Updated 6 years ago