Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IP
APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
☆23Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Realtime-Bicubic-16X-SuperResolution-IP
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 11 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆16Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆14Updated 4 years ago
- ☆28Updated 4 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 3 years ago
- ☆33Updated 9 years ago
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- ☆15Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆31Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆22Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆20Updated last year
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago