Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IPLinks
APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
☆22Updated 2 years ago
Alternatives and similar repositories for Realtime-Bicubic-16X-SuperResolution-IP
Users that are interested in Realtime-Bicubic-16X-SuperResolution-IP are comparing it to the libraries listed below
Sorting:
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆26Updated 9 months ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- 文档编写☆13Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆26Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆23Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- ☆31Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago