Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IPLinks
APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
☆22Updated 2 years ago
Alternatives and similar repositories for Realtime-Bicubic-16X-SuperResolution-IP
Users that are interested in Realtime-Bicubic-16X-SuperResolution-IP are comparing it to the libraries listed below
Sorting:
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆26Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- USB2.0 Verilog☆17Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 文档编写☆13Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- ☆36Updated 9 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago