Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IPLinks
APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
☆26Updated 2 years ago
Alternatives and similar repositories for Realtime-Bicubic-16X-SuperResolution-IP
Users that are interested in Realtime-Bicubic-16X-SuperResolution-IP are comparing it to the libraries listed below
Sorting:
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- ☆36Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- ☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆31Updated 5 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- ☆76Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆21Updated 6 years ago
- ☆21Updated last month