Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IPLinks
APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
☆24Updated 2 years ago
Alternatives and similar repositories for Realtime-Bicubic-16X-SuperResolution-IP
Users that are interested in Realtime-Bicubic-16X-SuperResolution-IP are comparing it to the libraries listed below
Sorting:
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆31Updated 10 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆64Updated last year
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆31Updated 5 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆131Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ☆36Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆134Updated last year
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago
- ☆26Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- ☆73Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago