Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IFLinks
A project demonstrate how to config ad9361 to TX mode
☆11Updated 7 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆23Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 6 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 9 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆11Updated 9 months ago
- Repository containing the DSP gateware cores☆14Updated 3 weeks ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- A collection of Opal Kelly provided design resources☆17Updated last month
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 8 months ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆41Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆14Updated last month
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated last month
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 weeks ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 10 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago