Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF
A project demonstrate how to config ad9361 to TX mode
☆11Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF:
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
- My code repositry for common use.☆22Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- ☆15Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Testbenches for HDL projects☆15Updated last week
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆39Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆10Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- Low Density Parity Check Decoder☆15Updated 8 years ago
- ☆14Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 9 years ago
- MATLAB toolbox for ADI high speed converter products☆22Updated last month
- ☆13Updated 7 years ago
- ☆18Updated last year
- Repository containing the DSP gateware cores☆12Updated 7 months ago