Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IFLinks
A project demonstrate how to config ad9361 to TX mode
☆11Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆22Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- A collection of Opal Kelly provided design resources☆17Updated 4 months ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Testbenches for HDL projects☆19Updated this week
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 5 months ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆40Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 6 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- ☆31Updated last year
- an sata controller using smallest resource.☆16Updated 11 years ago
- ☆19Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆29Updated 3 years ago
- ☆17Updated last month
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 9 years ago
- fft implemented by cordic algorithm (4-16384 point)☆9Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 10 months ago
- VHDL functional blocks with their simulations and test sequences☆21Updated last week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- wifi☆11Updated 8 years ago
- MATLAB toolbox for ADI high speed converter products☆24Updated 3 weeks ago