Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IFLinks
A project demonstrate how to config ad9361 to TX mode
☆11Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆22Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆11Updated 4 months ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated 11 months ago
- ☆16Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Testbenches for HDL projects☆18Updated this week
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- ☆14Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last week
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆40Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- The implementation of AD9371 on KC705☆20Updated 2 weeks ago
- ☆18Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago