Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IFLinks
A project demonstrate how to config ad9361 to TX mode
☆11Updated 7 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆23Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Repository containing the DSP gateware cores☆14Updated last week
- 通过SPI协议实现FPGA multiboot在线升级功能☆12Updated 7 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Updated 2 months ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- Verilog modules for software-defined radio.☆18Updated 13 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆13Updated 11 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Updated 4 years ago
- ☆19Updated 2 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Updated 4 years ago
- Testbenches for HDL projects☆22Updated last week
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- minimal code to access ps DDR from PL☆22Updated 6 years ago
- an sata controller using smallest resource.☆17Updated 11 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Updated 7 years ago