Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF
A project demonstrate how to config ad9361 to TX mode
☆11Updated 5 years ago
Related projects: ⓘ
- My code repositry for common use.☆20Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆22Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆16Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆48Updated 5 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆16Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆18Updated 8 months ago
- ☆10Updated 2 years ago
- Verilog实现OFDM基带☆38Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆52Updated last year
- ☆11Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆15Updated 4 years ago
- AD9361 FM Radio Verilog LVDS☆11Updated 9 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆15Updated 5 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆34Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆29Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆17Updated 5 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆12Updated 3 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆20Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 6 years ago
- FIR filter implementation☆21Updated 4 years ago
- MATLAB-based FIR filter design☆51Updated last week
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆17Updated 6 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆15Updated last year