Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IFLinks
A project demonstrate how to config ad9361 to TX mode
☆11Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆23Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆15Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- The implementation of AD9371 on KC705☆21Updated 4 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 6 months ago
- IEEE 802.16 OFDM-based transceiver system☆27Updated 6 years ago
- Low Density Parity Check Decoder☆17Updated 9 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 10 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- A collection of Opal Kelly provided design resources☆17Updated last month
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 7 months ago
- Repository containing the DSP gateware cores☆13Updated last week
- MATLAB toolbox for ADI high speed converter products☆27Updated 2 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- Testbenches for HDL projects☆21Updated last week
- UART to AXI Stream interface written in VHDL☆17Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆41Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- AES implementation in MATLAB☆12Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated last year
- ☆18Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆16Updated 3 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- minimal code to access ps DDR from PL☆20Updated 5 years ago