Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF
A project demonstrate how to config ad9361 to TX mode
☆11Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_1MHz_Baseband_800Hz_IF:
Users that are interested in AD9361_TX_1MHz_Baseband_800Hz_IF are comparing it to the libraries listed below
- My code repositry for common use.☆21Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆13Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆22Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- ☆13Updated 2 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆10Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆24Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- Testbenches for HDL projects☆12Updated this week
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Miniature 8GHz FMCW Radar☆11Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆13Updated 4 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆34Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Repository containing the DSP gateware cores☆12Updated 4 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- Low Density Parity Check Decoder☆17Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- ☆14Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆19Updated 6 years ago