Collection of hardware description languages writings and code snippets
☆31Jan 29, 2015Updated 11 years ago
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Xilinx FFT IP using a UART packetised data stream☆13Jul 24, 2022Updated 4 years ago
- Verilog modules required to get the OV7670 camera working☆88Jul 26, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 4 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 3 months ago
- ☆15Jul 25, 2017Updated 9 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- OpenReroc (Open source Reconfigurable robot component)☆10Oct 17, 2016Updated 10 years ago
- Direct Access Memory for MPSoC☆13Oct 19, 2026Updated last week
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 7 years ago
- ☆12Oct 18, 2024Updated 2 years ago
- ☆12Mar 24, 2023Updated 3 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆128Jul 7, 2016Updated 10 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆84Nov 15, 2021Updated 4 years ago
- a C library of Client-Side rsync over HTTP(curl)☆10Dec 30, 2015Updated 10 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- 2D DFT and 2D DCT of images☆10Aug 28, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- "mmult" example using SDSoC for PYNQ board☆12Feb 23, 2017Updated 9 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated last month
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆425Nov 14, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago