laurivosandi / hdlView external linksLinks
Collection of hardware description languages writings and code snippets
☆28Jan 29, 2015Updated 11 years ago
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- ☆15Jul 25, 2017Updated 8 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆10Oct 18, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- OpenReroc (Open source Reconfigurable robot component)☆10Oct 17, 2016Updated 9 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 10 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆77Jul 26, 2018Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Dec 17, 2025Updated last month
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago