sabbaghm / c-ll-verilogLinks
An LLVM based mini-C to Verilog High-level Synthesis tool
☆39Updated 7 months ago
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below
Sorting:
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 7 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- ☆32Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- ☆104Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- ☆56Updated 3 years ago
- An open-source custom cache generator.☆34Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- ☆15Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆87Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- RISC-V GPGPU☆34Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year