An LLVM based mini-C to Verilog High-level Synthesis tool
☆42Mar 7, 2025Updated last year
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C to verilog compiler☆52Jun 20, 2015Updated 11 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Nov 9, 2022Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆28Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- ☆13Apr 15, 2025Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆18Apr 27, 2026Updated 3 months ago
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 4 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Script to generate Carl Bugeja styled PCB motors for KiCad with Python☆17Jul 18, 2023Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆26May 31, 2026Updated 2 months ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 3 years ago
- A blog for LLVM(v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM.☆13Jun 17, 2022Updated 4 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 12 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated last month