sabbaghm / c-ll-verilog
An LLVM based mini-C to Verilog High-level Synthesis tool
☆35Updated 3 weeks ago
Alternatives and similar repositories for c-ll-verilog:
Users that are interested in c-ll-verilog are comparing it to the libraries listed below
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Benchmarks for Yosys development☆23Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Mirror of tachyon-da cvc Verilog simulator☆42Updated last year
- An open-source custom cache generator.☆33Updated last year
- The specification for the FIRRTL language☆52Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆15Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated 5 months ago
- ☆102Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆14Updated 4 years ago
- Open Source AES☆31Updated 11 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Collection of test cases for Yosys☆18Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago