sabbaghm / c-ll-verilogLinks
An LLVM based mini-C to Verilog High-level Synthesis tool
☆37Updated 5 months ago
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below
Sorting:
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆103Updated 3 years ago
- Xilinx Unisim Library in Verilog☆82Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 11 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆56Updated 3 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ☆15Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- ☆33Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- RTLCheck☆22Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last month
- An open-source custom cache generator.☆34Updated last year