sabbaghm / c-ll-verilogLinks
An LLVM based mini-C to Verilog High-level Synthesis tool
☆36Updated 2 months ago
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Mirror of tachyon-da cvc Verilog simulator☆45Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- ☆103Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Demo SoC for SiliconCompiler.☆59Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- ☆15Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- An open-source custom cache generator.☆34Updated last year
- Pulp virtual platform☆23Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆12Updated 2 months ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated 3 weeks ago