An LLVM based mini-C to Verilog High-level Synthesis tool
☆42Mar 7, 2025Updated last year
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C to verilog compiler☆52Jun 20, 2015Updated 11 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 8 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- ☆10Oct 15, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- ☆15Feb 6, 2021Updated 5 years ago
- ☆11Oct 24, 2026Updated last week
- ☆16Sep 14, 2020Updated 6 years ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- a fast fixed size block allocator☆20Aug 29, 2015Updated 11 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Nov 9, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 4 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆28Aug 28, 2026Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- SCAbox's website☆12Oct 14, 2022Updated 4 years ago
- Verified graph rewriting (for dataflow circuits).☆29Updated this week
- You Only Search Once: On Lightweight Differentiable Architecture Search for Resource-Constrained Embedded Platforms☆12Apr 17, 2023Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Jan 19, 2023Updated 3 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- Experiment egg for taichi☆11Dec 29, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆27Jul 4, 2025Updated last year
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago