An LLVM based mini-C to Verilog High-level Synthesis tool
☆39Mar 7, 2025Updated last year
Alternatives and similar repositories for c-ll-verilog
Users that are interested in c-ll-verilog are comparing it to the libraries listed below
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A C to verilog compiler☆52Jun 20, 2015Updated 10 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆19Jul 12, 2024Updated last year
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆16Feb 12, 2026Updated 3 weeks ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- ☆12Aug 17, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- Information about verification tools. Browse the data at https://slebok.github.io/proverb/☆31Dec 9, 2023Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- Some RSA attacks with sage☆11Nov 15, 2016Updated 9 years ago
- Development of a virtual quadruped robot using OpenAI & Mujoco☆17Feb 15, 2023Updated 3 years ago
- ☆12May 13, 2015Updated 10 years ago