This project is designed to delay the output of the video stream in AXI-STREAM format.
☆12Jul 14, 2024Updated last year
Alternatives and similar repositories for AXIS-AXI4-AXIS
Users that are interested in AXIS-AXI4-AXIS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆18Aug 25, 2023Updated 2 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- video stream scaler based on FPGA and verilog☆17Mar 28, 2024Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆63Dec 11, 2023Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆38Nov 18, 2024Updated last year
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- ☆11Jan 7, 2025Updated last year
- CVA6 softcore contest☆22Mar 9, 2026Updated last week
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆98Jul 4, 2024Updated last year
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆20Mar 3, 2026Updated 2 weeks ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆47Apr 22, 2024Updated last year
- ☆30Jul 9, 2025Updated 8 months ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Design and implementation of a video decoder on an Altera Cyclone V FPGA board.☆23Apr 2, 2018Updated 7 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- ☆21Nov 12, 2025Updated 4 months ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- 基于安路开发板的bayer视频简单处理☆18Aug 8, 2024Updated last year
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆18Apr 7, 2025Updated 11 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Updated this week
- 在《计算机图形学基础》（孔令德）改版教材中的12个经典案列☆19Apr 26, 2020Updated 5 years ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆24May 16, 2023Updated 2 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 10 months ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 11 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated last year
- ☆10Feb 16, 2025Updated last year
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago