Rishabh-zhcet / Analog-to-Digital-Converter
This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is simulated on Makerchip tool. All the Simulations are done using Esim and Makerchip tool only. Since the counter used is taken to be 4-Bit, the input voltage that can be converted to analog is limited to 0-15V. …
☆9Updated 2 years ago
Related projects: ⓘ
- ☆11Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- ☆19Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- SRAM☆7Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 10 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆11Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆25Updated last year
- ☆16Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Updated 4 years ago
- ☆35Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆17Updated 3 years ago
- ☆10Updated 5 years ago
- My HDL activities appear here. This is for my personal use. PPT's copyrights to University of Colorado Boulder.☆14Updated 3 years ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago