Rishabh-zhcet / Analog-to-Digital-Converter
This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is simulated on Makerchip tool. All the Simulations are done using Esim and Makerchip tool only. Since the counter used is taken to be 4-Bit, the input voltage that can be converted to analog is limited to 0-15V. …
☆9Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Analog-to-Digital-Converter
- ☆11Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- SRAM☆8Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- ☆20Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- ☆26Updated 7 months ago
- ☆16Updated last year
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- ☆13Updated 4 months ago
- ☆20Updated this week
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- Hardware Description Language Translator☆15Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ☆39Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- ☆14Updated last month