Rishabh-zhcet / Analog-to-Digital-ConverterView external linksLinks
This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is simulated on Makerchip tool. All the Simulations are done using Esim and Makerchip tool only. Since the counter used is taken to be 4-Bit, the input voltage that can be converted to analog is limited to 0-15V. …
☆11May 2, 2022Updated 3 years ago
Alternatives and similar repositories for Analog-to-Digital-Converter
Users that are interested in Analog-to-Digital-Converter are comparing it to the libraries listed below
Sorting:
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆31May 17, 2022Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆28Jan 7, 2019Updated 7 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated last month
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 2 years ago
- Restaurant of The Future Abstract-: Changing the tradition of human waiters, the bot delivers delicious food to you. The project uses mob…☆17Mar 19, 2018Updated 7 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Utilite Linux kernel source code repository☆12Sep 20, 2015Updated 10 years ago
- This is a C version of the SCF code found in Appendix B of Modern Quantum Chemistry, An Introduction to Electronic Structure Theory by A.…☆10Jan 1, 2019Updated 7 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- Code for paper: Localized matrix factorization for recommendation based on matrix block diagonal forms☆10Jan 27, 2015Updated 11 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- C++ library for finding Strongly Connected Components in parallel, based on paper: https://dl.acm.org/citation.cfm?id=2851161☆12May 22, 2018Updated 7 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- CircuitPython module for the MCP4725 12-bit digital to analog converter.☆11Oct 20, 2025Updated 3 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 6 years ago
- Composable high-level instrumentation for C libraries' malloc and friends☆18Nov 15, 2025Updated 3 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- SPar is an internal DSL for high-level stream parallelism☆10Aug 2, 2020Updated 5 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated last year
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- WiringPi / WiringOP libary for the Orange Pi Zero with 26 pin GPIO header☆11May 3, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago