runekrauss / freddyLinks
A design automation framework to engineer decision diagrams yourself
☆24Updated last week
Alternatives and similar repositories for freddy
Users that are interested in freddy are comparing it to the libraries listed below
Sorting:
- A Python library for working with logic networks, synthesis, and optimization.☆67Updated this week
- An open-source design automation framework for Field-coupled Nanotechnologies☆83Updated this week
- State-of-the-art in reversible logic synthesis☆24Updated 9 years ago
- MQT QuSAT - Using Satisfiability Testing (SAT) Techniques for Encoding Quantum Computing☆27Updated this week
- SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits☆37Updated this week
- ☆28Updated 5 years ago
- C++ truth table library☆64Updated 5 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Updated 2 weeks ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 7 months ago
- Scripts for Digital Design flow control.☆16Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 5 months ago
- C++ header-only reasoning library☆17Updated last year
- ☆14Updated 8 years ago
- ☆24Updated last year
- SATZilla SAT feature extraction tool☆11Updated this week
- Routing Visualization for Physical Design☆19Updated 7 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Updated 7 years ago
- A circuit toolkit☆106Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆20Updated 2 years ago
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- C++ Library for Quantum State Preparation (QSP)☆13Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Set up a specific version of the Z3 theorem prover☆13Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- ☆11Updated 6 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago