Alternatives and similar repositories for freddy

Users that are interested in freddy are comparing it to the libraries listed below

• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆65Updated this week
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆78Updated this week
• munich-quantum-toolkit / syrec
  SyReC Synthesizer - A Tool for HDL-based Synthesis of Reversible Circuits
  ☆36Updated this week
• munich-quantum-toolkit / qusat
  MQT QuSAT - Using Satisfiability Testing (SAT) Techniques for Encoding Quantum Computing
  ☆27Updated this week
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆23Updated 9 years ago
• UCLA-VAST / DPQA
  ☆23Updated last year
• cda-tum / setup-z3
  Set up a specific version of the Z3 theorem prover
  ☆13Updated last week
• gmeuli / caterpillar
  ☆28Updated 4 years ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆17Updated 2 years ago
• mohdomama / Quine-McCluskey
  A Python/C++ implementation of Quine McCluskey(Tabulation) method.
  ☆12Updated 7 years ago
• epiqc / RKQC
  RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…
  ☆17Updated 9 years ago
• li-yangshuai / iFCN
  iFCN: Automated Design Platform for Molecular FCN Circuits
  ☆13Updated last month
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 4 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• hadarshavit / revisiting_satzilla
  SATZilla SAT feature extraction tool
  ☆11Updated last year
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆21Updated 5 months ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 5 months ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• munich-quantum-toolkit / ddvis
  MQT DDVis - An installation-free web-tool which visualizes quantum decision diagrams and allows to explore their behavior when used in de…
  ☆26Updated this week
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 6 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 6 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago