fegennari / CircuitSolver
Digital/Analog Circuit Design and Simulation System for Windows
☆25Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for CircuitSolver
- Custom 64-bit pipelined RISC processor☆13Updated 3 months ago
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- ☆14Updated last year
- OpenGL-like graphics pipeline on a Xilinx FPGA☆30Updated 13 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 11 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆19Updated 2 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆12Updated 4 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago
- Intrusive data structures and asynchronous IO library☆19Updated 4 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- parser combinator and AST generator in c++17☆24Updated last year
- A catalog of my old-school GFX effects☆42Updated 9 months ago
- gnucap mirror (read only)☆18Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆21Updated 2 months ago
- Minimal microprocessor☆19Updated 7 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆40Updated 2 years ago
- Tiny programs from various sources, for testing softcores☆95Updated 8 months ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- Simple runtime for Pulp platforms☆34Updated last week
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- Tiny C Compiler☆16Updated 8 years ago
- Simple Path Tracer on an FPGA☆34Updated 3 years ago
- YoWASP toolchain for Visual Studio Code☆16Updated 5 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated last week
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆34Updated 4 years ago
- Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.☆26Updated last year
- RISC-V assembler/simulator with GUI☆12Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago