fegennari / CircuitSolver
Digital/Analog Circuit Design and Simulation System for Windows
☆25Updated 6 years ago
Alternatives and similar repositories for CircuitSolver:
Users that are interested in CircuitSolver are comparing it to the libraries listed below
- A LTSPICE like circuit simulation software, base on Qt☆25Updated 4 years ago
- Tiny raytracer with stochastic sampling and thin lens model☆17Updated 3 years ago
- Digital Waveform Viewer☆16Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated last month
- Main Repo for the OpenHW Group Software Task Group☆15Updated 2 weeks ago
- YoWASP toolchain for Visual Studio Code☆18Updated 2 weeks ago
- ☆14Updated last year
- RISC-V assembler/simulator with GUI☆13Updated 2 years ago
- Intel 8051 microcontroller emulator☆13Updated 2 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆31Updated 14 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆21Updated last month
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆12Updated 5 years ago
- MR1 formally verified RISC-V CPU☆51Updated 6 years ago
- Single Header Constexpr Circular Queue☆17Updated 4 years ago
- Video Effects on VGA☆14Updated 6 years ago
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆16Updated 8 years ago
- A linker script generator for SiFive's Freedom platform☆31Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated last month
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated last month
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆29Updated this week
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- parser combinator and AST generator in c++17☆24Updated last year
- Implementation of a circular queue in hardware using verilog.☆16Updated 5 years ago
- moderngpu algorithms for C++ shaders☆16Updated 3 years ago
- C++ library to create and read GDSII file☆22Updated 6 months ago
- historical clone from geda-project☆15Updated 4 months ago