sadrasabouri / CORDICLinks
Implementation of CORDIC Algorithms Using Verilog
☆24Updated 4 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- An implementation of the CORDIC algorithm in Verilog.☆97Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆42Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- ☆18Updated 2 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 5 years ago
- ☆22Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆56Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- FFT algorithm for fpga☆22Updated 3 years ago
- ☆34Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago