sadrasabouri / CORDIC
Implementation of CORDIC Algorithms Using Verilog
☆21Updated 3 years ago
Alternatives and similar repositories for CORDIC:
Users that are interested in CORDIC are comparing it to the libraries listed below
- An implementation of the CORDIC algorithm in Verilog.☆87Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- 3×3脉动阵列乘法器☆37Updated 5 years ago
- ☆60Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- A repository for SystemC Learning examples☆65Updated 2 years ago
- A verilog implementation for Network-on-Chip☆71Updated 7 years ago
- round robin arbiter☆70Updated 10 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆13Updated 5 years ago
- FFT algorithm for fpga☆18Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- RISC V core implementation using Verilog.☆26Updated 3 years ago
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- DMA Hardware Description with Verilog☆12Updated 5 years ago
- ☆53Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆79Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆49Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆38Updated 7 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆43Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆47Updated 6 months ago