sadrasabouri / CORDICLinks
Implementation of CORDIC Algorithms Using Verilog
☆24Updated 4 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆96Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆17Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆32Updated 2 years ago
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- ☆22Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- FFT algorithm for fpga☆22Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- ☆19Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago