sadrasabouri / CORDIC
Implementation of CORDIC Algorithms Using Verilog
☆19Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CORDIC
- An implementation of the CORDIC algorithm in Verilog.☆81Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆83Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆118Updated 3 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆164Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆80Updated 2 years ago
- ☆50Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- IC implementation of Systolic Array for TPU☆148Updated 3 weeks ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆159Updated 7 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆54Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- A series of CORDIC related projects☆91Updated 9 months ago
- ☆85Updated 4 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆24Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Implementation of CNN using Verilog☆185Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago