FlorentCLMichel / karatsuba_multiplication_verilogLinks
A simple implementation of the Karatsuba multiplication algorithm
☆11Updated 2 months ago
Alternatives and similar repositories for karatsuba_multiplication_verilog
Users that are interested in karatsuba_multiplication_verilog are comparing it to the libraries listed below
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆10Updated 4 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 9 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- ☆20Updated 2 years ago
- opensource crypto IP core☆27Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- Network on Chip for MPSoC☆26Updated last week
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆14Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago