A simple implementation of the Karatsuba multiplication algorithm
☆12Apr 2, 2025Updated last year
Alternatives and similar repositories for karatsuba_multiplication_verilog
Users that are interested in karatsuba_multiplication_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆51Dec 29, 2025Updated 5 months ago
- Proof-of-concept implementation for the paper "Homomorphic Encryption for Large Integers from Nested Residue Number Systems", presented a…☆29Jun 4, 2025Updated 11 months ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 5 years ago
- Flux pattern implementation used in Kuasr☆12May 24, 2024Updated 2 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- Super Audio CD ISO-Image decoder addon☆16Apr 18, 2026Updated last month
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆55May 22, 2026Updated last week
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- ☆20Dec 30, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Twitter thread explorer made in C++/Wasm/WebGL☆11May 16, 2023Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated last year
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- ☆15Nov 21, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 5 years ago
- A Voxel Editor in C++☆11Oct 27, 2020Updated 5 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- Create a variety of wonderful fractals and curves in Typst☆17May 11, 2025Updated last year
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago