lib3yu / fft_verilogLinks
使用verilog实现流水线 FFT
☆13Updated last year
Alternatives and similar repositories for fft_verilog
Users that are interested in fft_verilog are comparing it to the libraries listed below
Sorting:
- ☆21Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆21Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last week
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆69Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- QSPI for SoC☆23Updated 5 years ago
- A MCU implementation based PODES-M0O☆19Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆38Updated 10 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Updated 4 years ago
- ☆10Updated 5 years ago
- ☆20Updated 2 years ago
- ☆69Updated 9 years ago
- ☆64Updated 9 months ago