AlexKly / Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex
Voice Activity Detector based on MFCC features and DNN model
☆15Updated last year
Alternatives and similar repositories for Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex:
Users that are interested in Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex are comparing it to the libraries listed below
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆48Updated 4 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- FIR implemention with Verilog☆45Updated 5 years ago
- LSTM neural network (verilog)☆13Updated 6 years ago
- A Mel-frequency cepstrum core in FPGA☆17Updated 3 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆16Updated last year
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 4 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆39Updated 8 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆22Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆29Updated 9 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆92Updated 5 years ago
- ☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆68Updated 2 years ago
- ☆14Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- ☆9Updated 4 years ago
- ☆14Updated last year
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆20Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago