AlexKly / Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-KintexLinks
Voice Activity Detector based on MFCC features and DNN model
☆21Updated last year
Alternatives and similar repositories for Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex
Users that are interested in Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex are comparing it to the libraries listed below
Sorting:
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆50Updated 4 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- EE 272B - VLSI Design Project☆12Updated 4 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- A Mel-frequency cepstrum core in FPGA☆19Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Updated 10 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- ☆10Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- ☆12Updated 5 years ago
- ☆22Updated last year
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- FFT algorithm for fpga☆22Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ☆16Updated last year