Voice Activity Detector based on MFCC features and DNN model
☆32Jul 3, 2023Updated 3 years ago
Alternatives and similar repositories for Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex
Users that are interested in Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆13May 8, 2022Updated 4 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆34Nov 28, 2019Updated 6 years ago
- ☆22Oct 29, 2025Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆39May 3, 2020Updated 6 years ago
- Minimal uart for small iCE40 Lattice FPGAs. 8N1. 32 or 34 logicCells☆10Jul 20, 2017Updated 9 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 3 years ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- Labeled Russian text token-by-token for training models for NER task based samples got from parsing different resources and generated by …☆12Jun 20, 2023Updated 3 years ago
- Computer architecture is a set of rules and methods that describe the functionality, organization, and implementation of computer systems…☆10Apr 8, 2025Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Aug 28, 2021Updated 5 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Timelines of major conferences in mobile systems, computer networks, and operating systems.☆19Aug 10, 2026Updated 2 months ago
- FPGA-based SNN Accelerator Toy☆50Apr 17, 2026Updated 6 months ago
- ☆15Sep 27, 2022Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Stereo digital 2-way crossover filters processing I2S audio (16bit or 24bit) streams☆23May 13, 2024Updated 2 years ago
- ☆25Mar 27, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- A basic sales agent application using Streamlit for the user interface and LangChain for the AI component. The agent should be able to: .…☆16Mar 3, 2025Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago