AlexKly / Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-KintexLinks
Voice Activity Detector based on MFCC features and DNN model
☆29Updated 2 years ago
Alternatives and similar repositories for Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex
Users that are interested in Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex are comparing it to the libraries listed below
Sorting:
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- ☆10Updated 5 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- Tensor Processing Unit implementation in Verilog☆10Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆53Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆15Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Updated 2 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆37Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆38Updated 3 years ago
- ☆20Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 6 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- This repository contains full code of Softmax Layer in Verilog☆20Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago